{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:31:30Z","timestamp":1725769890133},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/vlsic.2012.6243809","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T20:37:23Z","timestamp":1343767043000},"page":"100-101","source":"Crossref","is-referenced-by-count":8,"title":["A 47% access time reduction with a worst-case timing-generation scheme utilizing a statistical method for ultra low voltage SRAMs"],"prefix":"10.1109","author":[{"given":"Atsushi","family":"Kawasumi","sequence":"first","affiliation":[]},{"given":"Yasuhisa","family":"Takeyama","sequence":"additional","affiliation":[]},{"given":"Osamu","family":"Hirabayashi","sequence":"additional","affiliation":[]},{"given":"Keiichi","family":"Kushida","sequence":"additional","affiliation":[]},{"given":"Fumihiko","family":"Tachibana","sequence":"additional","affiliation":[]},{"given":"Yusuke","family":"Niki","sequence":"additional","affiliation":[]},{"given":"Shinichi","family":"Sasaki","sequence":"additional","affiliation":[]},{"given":"Tomoaki","family":"Yabe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"346","author":"hyunwoo","year":"2010","journal-title":"ISSCC"},{"key":"2","first-page":"350","author":"qazi","year":"2010","journal-title":"ISSCC"},{"key":"1","first-page":"132","author":"gammie","year":"2011","journal-title":"ISSCC"},{"key":"6","first-page":"161","author":"kushida","year":"2011","journal-title":"ASSCC"},{"key":"5","first-page":"2545","author":"niki","year":"2011","journal-title":"JSSC"},{"key":"4","first-page":"348","author":"fujimura","year":"2010","journal-title":"ISSCC"}],"event":{"name":"2012 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2012,6,13]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2012,6,15]]}},"container-title":["2012 Symposium on VLSI Circuits (VLSIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6235082\/6243757\/06243809.pdf?arnumber=6243809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T23:24:14Z","timestamp":1490138654000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6243809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2012.6243809","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}