{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:37:49Z","timestamp":1725784669715},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/vlsi.2008.89","type":"proceedings-article","created":{"date-parts":[[2008,2,15]],"date-time":"2008-02-15T20:12:40Z","timestamp":1203106360000},"page":"560-565","source":"Crossref","is-referenced-by-count":10,"title":["A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read"],"prefix":"10.1109","author":[{"given":"Satish Anand","family":"Verkila","sequence":"first","affiliation":[]},{"given":"Siva Kumar","family":"Bondada","sequence":"additional","affiliation":[]},{"given":"Bharadwaj S.","family":"Amrutur","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870796"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870796"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838021"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.869786"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835145"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838021"},{"key":"11","article-title":"zigzag super cut-off cmos (zsscmos) block activation with self adaptive voltage level controller: an alternative to clock gating scheme in leakage dominant era","author":"min","year":"0","journal-title":"ISSCC 2003"},{"year":"0","key":"12"}],"event":{"name":"21st International Conference on VLSI Design (VLSID 2008)","start":{"date-parts":[[2008,1,4]]},"location":"Hyderabad, India","end":{"date-parts":[[2008,1,8]]}},"container-title":["21st International Conference on VLSI Design (VLSID 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4450447\/4450448\/04450558.pdf?arnumber=4450558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:55:52Z","timestamp":1489686952000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4450558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi.2008.89","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}