{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:21:54Z","timestamp":1725434514771},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1109\/vlsi.2008.69","type":"proceedings-article","created":{"date-parts":[[2008,2,15]],"date-time":"2008-02-15T20:12:40Z","timestamp":1203106360000},"page":"509-514","source":"Crossref","is-referenced-by-count":0,"title":["Unified Vdd Vth Optimization Based DVFM Controller for a Logic Block"],"prefix":"10.1109","author":[{"given":"S.A.","family":"Kannan","sequence":"first","affiliation":[]},{"given":"N.S.","family":"Sreeram","sequence":"additional","affiliation":[]},{"given":"Bharadwaj S.","family":"Amrutur","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/1013235.1013265","article-title":"Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits","author":"calhoun","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ISVLSI.2002.1016866"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/ASPDAC.2000.835145"},{"key":"7","first-page":"535","article-title":"total power-optimal pipelining and parallel processing under process variations in nanometer technology","author":"kim","year":"2005","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/TCSVT.2006.877150"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/JSSC.2006.870796"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1007\/978-1-4615-2283-6_7"},{"year":"0","key":"9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/JSSC.2004.831796"}],"event":{"name":"2008 21st International Conference on VLSI Design","start":{"date-parts":[[2008,1,4]]},"location":"Hyderabad","end":{"date-parts":[[2008,1,8]]}},"container-title":["21st International Conference on VLSI Design (VLSID 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4450447\/4450448\/04450550.pdf?arnumber=4450550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,4]],"date-time":"2021-09-04T09:12:53Z","timestamp":1630746773000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4450550\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi.2008.69","relation":{},"subject":[],"published":{"date-parts":[[2008,1]]}}}