{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,23]],"date-time":"2024-08-23T12:30:32Z","timestamp":1724416232233},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/vlsi.2008.38","type":"proceedings-article","created":{"date-parts":[[2008,2,15]],"date-time":"2008-02-15T20:12:40Z","timestamp":1203106360000},"source":"Crossref","is-referenced-by-count":6,"title":["Voltage and Temperature Scalable Standard Cell Leakage Models Based on Stacks for Statistical Leakage Characterization"],"prefix":"10.1109","author":[{"given":"Janakiraman","family":"Viraraghavan","sequence":"first","affiliation":[]},{"given":"Bishnu Prasad","family":"Das","sequence":"additional","affiliation":[]},{"given":"Bharadwaj","family":"Amrutur","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821549"},{"key":"2","author":"borkar","year":"0","journal-title":"Parametric variations and impact on circuits and microacrchitecture In Proc DAC 2003"},{"key":"10","first-page":"96","author":"acar","year":"2003","journal-title":"Leakage and Leakage Sensitivity Computation for Combinational Circuits In ISLPED '03"},{"key":"1","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159782"},{"key":"6","first-page":"78","author":"su","year":"2003","journal-title":"Full chip leakage estimation considering power supply and temperature variations In ISLPED '03 Proceedings of the 2003 international symposium on Low power electronics and design"},{"key":"5","article-title":"neural networks a comprehensive foundation","author":"haykin","year":"1998","journal-title":"Prentice-Hall Engineering"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280917"},{"key":"9","author":"chang","year":"0","journal-title":"Full chip analysis of leakage power under process variations including spatial correlations In Proc of DAC2005"},{"key":"8","author":"janakiraman","year":"0","journal-title":"Leakage modelling of logic gates considering the effect of input vectors In press VDAT 2007"}],"event":{"name":"21st International Conference on VLSI Design (VLSID 2008)","location":"Hyderabad, India","start":{"date-parts":[[2008,1,4]]},"end":{"date-parts":[[2008,1,8]]}},"container-title":["21st International Conference on VLSI Design (VLSID 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4450447\/4450448\/04450574.pdf?arnumber=4450574","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T21:47:36Z","timestamp":1489700856000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4450574\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi.2008.38","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}