{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:51:53Z","timestamp":1725659513761},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8645022","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"65-70","source":"Crossref","is-referenced-by-count":4,"title":["Robust Detection of Bridge Defects in STT-MRAM Cells Under Process Variations"],"prefix":"10.1109","author":[{"given":"Andres F.","family":"Gomez","sequence":"first","affiliation":[]},{"given":"Freddy","family":"Forero","sequence":"additional","affiliation":[]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Victor","family":"Champac","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974708"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-018-5714-0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.10.012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547779"},{"journal-title":"SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation","year":"2013","author":"fong","key":"ref8"},{"journal-title":"Predictive technology models","year":"0","key":"ref7"},{"journal-title":"ITRS International Technology Roadmap for Semiconductor","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176695"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCCT.2014.7019480"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2018,10,8]]},"location":"Verona, Italy","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08645022.pdf?arnumber=8645022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T00:01:21Z","timestamp":1598227281000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8645022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8645022","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}