{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:42:51Z","timestamp":1730302971273,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644772","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["ReRAM-based In-Memory Computation of Galois Field arithmetic"],"prefix":"10.1109","author":[{"given":"Swagata","family":"Mandal","sequence":"first","affiliation":[]},{"given":"Debjyoti","family":"Bhattacharjee","sequence":"additional","affiliation":[]},{"given":"Yaswanth","family":"Tavva","sequence":"additional","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/INMIC.2003.1416621"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVC.2010.5656415"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2574620"},{"journal-title":"Computational aspects of modular forms and Galois representations","year":"2011","author":"couveignes","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/S1071-5797(02)00005-9"},{"key":"ref15","first-page":"1420","article-title":"Simulation of TaOx-based complementary resistive switches by a physics-based memristive model","author":"siemon","year":"2014","journal-title":"IEEE IS'2014"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","article-title":"Emerging Research Devices (ERD) report","year":"2013","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927095"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2697910"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168889"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICMEL.2004.1314938"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmat.2015.07.009"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1038\/s41598-017-18329-3","article-title":"Multi-valued and Fuzzy Logic Realization using TaOx Memristive Devicess","volume":"8","author":"bhattacharjee","year":"2018","journal-title":"Scientific Reports"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2349577"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2018,10,8]]},"location":"Verona, Italy","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644772.pdf?arnumber=8644772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:26:24Z","timestamp":1598239584000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644772","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}