{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T20:56:04Z","timestamp":1725483364409},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212592","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T21:01:09Z","timestamp":1340139669000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A 9-bit 100MS\/s tri-level charge redistribution SAR ADC with asymmetric CDAC array"],"prefix":"10.1109","author":[{"family":"Xiaolei Zhu","sequence":"first","affiliation":[]},{"family":"Yanfei Chen","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tsukamoto","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kuroda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977360"},{"key":"2","first-page":"452","article-title":"A 0.8V 10b 80MS\/s 6.5mW pipelined ADC with regulated overdrive voltage biasing","author":"yoshioka","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"10","first-page":"187","article-title":"A 0.024mm2 8b 400ms\/s sar adc with 2b\/cycle and resistive dac in 65nm cmos","author":"wei","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523151"},{"key":"7","first-page":"236","article-title":"A 0.92mW 10-bit 50-MS\/s SAR ADC in 0.13-m CMOS process","author":"liu","year":"2009","journal-title":"IEEE Symposium on VLSI Circuits Dig Tech Papers"},{"key":"6","first-page":"184","article-title":"An energy-efficient charge recycling approach for a sar converter with capacitive dac","author":"ginsburg","year":"2009","journal-title":"Dig Tech Papers IEEE Int Symp Circuits Syst"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357199"},{"key":"4","first-page":"238","article-title":"An 820-W 9b 40MS\/s noise-tolerant dynamic-sar adc in 90nm digital cmos","author":"giannini","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"9","first-page":"380","article-title":"A 12b 22.5\/45ms\/s 3.0mw 0.059mm2 cmos sar adc achieving over 90db sfdr","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"8","first-page":"384","article-title":"A 10b 50ms\/s 820-w sar adc with on-chip digital calibration","author":"yoshioka","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212592.pdf?arnumber=6212592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:40:40Z","timestamp":1490114440000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212592\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212592","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}