{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:32:47Z","timestamp":1730302367399,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705744","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Automated Design and Configuration of RISC-V based NoC-MPSoC Framework on FPGA"],"prefix":"10.1109","author":[{"given":"Mekala Bindu","family":"Bhargavi","sequence":"first","affiliation":[{"name":"BITS-Pilani, Hyderabad Campus,Department of EEE,India,500078"}]},{"given":"Sai","family":"Siddharth Rokkam","sequence":"additional","affiliation":[{"name":"BITS-Pilani, Hyderabad Campus,Department of EEE,India,500078"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"University of Sydney,Department of Electrical and Computer Engineering,Australia,2006"}]},{"given":"Soumya","family":"J","sequence":"additional","affiliation":[{"name":"BITS-Pilani, Hyderabad Campus,Department of EEE,India,500078"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3141326"},{"issue":"09","key":"ref2","doi-asserted-by":"crossref","first-page":"87","DOI":"10.15623\/ijret.2015.0409015","article-title":"Multicore processor technology-advantages and challenges","volume":"4","author":"Sethi","year":"2015","journal-title":"International Journal of Research in Engineering and Technology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3246491"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925775"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2015.7493139"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2008.31"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364577"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174247"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2017.7974907"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1201\/b17748"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-21514-8_42"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID2022.2022.00028"},{"article-title":"Vivado design suite user guide","year":"2023","author":"Design","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID51830.2021.00051"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2024,9,1]]},"location":"Vellore, India","end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705744.pdf?arnumber=10705744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T11:32:11Z","timestamp":1728559931000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705744","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}