{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T01:39:45Z","timestamp":1725759585247},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190558","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T17:16:08Z","timestamp":1599758168000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["A RISC-V ISA Compatible Processor IP"],"prefix":"10.1109","author":[{"given":"Akshay","family":"Birari","sequence":"first","affiliation":[]},{"given":"Piyush","family":"Birla","sequence":"additional","affiliation":[]},{"given":"Kuruvilla","family":"Varghese","sequence":"additional","affiliation":[]},{"given":"Amrutur","family":"Bharadwaj","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"The RISC-V Instruction Set Manual-Volume I User-Level ISA-Document Version 2 2 RISC-V Foundation","year":"2017","author":"waterman","key":"ref10"},{"key":"ref11","first-page":"49","article-title":"A high-performance branch predictor design considering memory capacity limitations","author":"cm","year":"0","journal-title":"InCircuits System and Simulation (ICCSS) 2017 International Conference on"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"year":"0","key":"ref13"},{"journal-title":"FreeRTOS Reference Manual API Functions and Configuration Options","year":"2009","author":"barry","key":"ref14"},{"year":"2016","key":"ref4"},{"journal-title":"Z-scale Tiny 32-bit risc-v systems with updates to the rocket chip generator","year":"2015","author":"lee","key":"ref3"},{"year":"0","key":"ref6"},{"key":"ref5","article-title":"A 32-bit risc-v axi4-lite bus-based microcontroller with 10-bit sar adc","author":"d","year":"0","journal-title":"Latin American Symposium on Circuits and Systems (LASCAS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2008.5976968"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISDCS.2018.8379629"},{"journal-title":"The Regents of the University of California","year":"2015","author":"chisel","key":"ref2"},{"journal-title":"Instruction sets should be free The case for risc-v","year":"2014","author":"asanovic","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.43"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190558.pdf?arnumber=9190558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:17:16Z","timestamp":1656587836000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190558","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}