{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:31:56Z","timestamp":1730302316136,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190405","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T21:16:08Z","timestamp":1599772568000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["An Adaptive Digitally Tuned Flash-based LDO with Reduced Hardware for Sensor Nodes in WBAN"],"prefix":"10.1109","author":[{"given":"Jitumani","family":"Sarma","sequence":"first","affiliation":[]},{"given":"Shatadal","family":"Chatterjee","sequence":"additional","affiliation":[]},{"given":"Rakesh","family":"Biswas","sequence":"additional","affiliation":[]},{"given":"Sounak","family":"Roy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062944"},{"key":"ref11","first-page":"306","article-title":"0.4 V 430 nA quiescent current NMOS digital LDO with NAND-based analog-assisted loop in 28 nm CMOS","author":"ma","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870401"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00073"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702435"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2241799"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3272"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841307"},{"key":"ref18","first-page":"340","article-title":"20.3 A 100nA-to-2mA successive-approximation digital LDO with PD compensation and sub-LSB duty control achieving a 15.1 ns response time at 0.5V","author":"salem","year":"2017","journal-title":"ISSCC Dig Tech Papers San Francisco CA"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502272"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2019.2920099"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875097"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2289897"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297395"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351669"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617586"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/JSSC.2015.2457920","article-title":"Enabling wide autonomous DVFS in a 22 nm graphics execution core using a digitally controlled fully integrated voltage regulator","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757354"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123569"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190405.pdf?arnumber=9190405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:16Z","timestamp":1656602236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190405\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190405","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}