{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:35Z","timestamp":1740133295623,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"PON Ricerca & Innovazione Ministero dell\u2019Universita e della Ricerca","award":["1062_R24_INNOVAZIONE"]},{"DOI":"10.13039\/501100011755","name":"National Research Center for High Performance Computing, Big Data and Quantum Computing and by project SERICS","doi-asserted-by":"publisher","award":["PE00000014 within the Next Generation European Union (EU) Program"],"id":[{"id":"10.13039\/501100011755","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1109\/tvlsi.2024.3395302","type":"journal-article","created":{"date-parts":[[2024,5,7]],"date-time":"2024-05-07T17:44:48Z","timestamp":1715103888000},"page":"1472-1484","source":"Crossref","is-referenced-by-count":2,"title":["Exploring the Usage of Fast Carry Chains to Implement Multistage Ring Oscillators on FPGAs: Design and Characterization"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2197-4563","authenticated-orcid":false,"given":"Fanny","family":"Spagnolo","sequence":"first","affiliation":[{"name":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata di Rende, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1363-9201","authenticated-orcid":false,"given":"Stefania","family":"Perri","sequence":"additional","affiliation":[{"name":"Department of Mechanical, Energy and Management Engineering, University of Calabria, Arcavacata di Rende, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8689-4073","authenticated-orcid":false,"given":"Massimo","family":"Vatalaro","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata di Rende, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5795-4321","authenticated-orcid":false,"given":"Fabio","family":"Frustaci","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata di Rende, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5011-6621","authenticated-orcid":false,"given":"Felice","family":"Crupi","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata di Rende, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9528-1110","authenticated-orcid":false,"given":"Pasquale","family":"Corsonello","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata di Rende, Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2021.104375"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2016.7870046"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2727546"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.267-292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180598"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3158022"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3555048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2953174"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2933278"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3252471"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2023.3322709"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2939771"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSPIT47144.2019.9001747"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2021.06.001"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359570"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495565"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/CISTI54924.2022.9820289"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577379"},{"volume-title":"Xilinx 7 Series FPGAs Data Sheet: Overview DS180 (v2.6.1)","year":"2024","key":"ref20"},{"volume-title":"Intel Arria 10 Core Fabric and General Purpose I\/Os Handbook","year":"2024","key":"ref21"},{"issue":"15","key":"ref22","first-page":"1","article-title":"FPGADefender: Malicious self-oscillator scanning for Xilinx UltraScale + FPGAs","volume":"13","author":"La","journal-title":"ACM Trans. Reconf. Techn. Syst."},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3211278"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228918"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44318-8_12"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SMELEC.2018.8481291"},{"key":"ref27","first-page":"362","article-title":"Hardware trojan detection using ring oscillator","volume-title":"Proc. 6th Int. Conf. Commun. Electron. Syst. (ICCES)","author":"Deepthi"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2023.3301386"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609950"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.0163"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3121537"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3491236"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2019.00052"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas.2015.7282172"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218641"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2019.2897591"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966707"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.12.007"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/EEI59236.2023.10212968"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10609530\/10522586.pdf?arnumber=10522586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T05:55:26Z","timestamp":1721973326000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10522586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8]]},"references-count":39,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3395302","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2024,8]]}}}