乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T20:10:32Z","timestamp":1714767032156},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4403103"],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tvlsi.2024.3369648","type":"journal-article","created":{"date-parts":[[2024,3,4]],"date-time":"2024-03-04T19:26:13Z","timestamp":1709580373000},"page":"797-809","source":"Crossref","is-referenced-by-count":0,"title":["Layer-Sensitive Neural Processing Architecture for Error-Tolerant Applications"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"http:\/\/orcid.org\/0009-0001-5846-1294","authenticated-orcid":false,"given":"Zeju","family":"Li","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"given":"Qinfan","family":"Wang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"ORCID":"http:\/\/orcid.org\/0009-0002-1510-1341","authenticated-orcid":false,"given":"Zihan","family":"Zou","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"given":"Qiao","family":"Shen","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"ORCID":"http:\/\/orcid.org\/0009-0009-1563-4499","authenticated-orcid":false,"given":"Na","family":"Xie","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"ORCID":"http:\/\/orcid.org\/0000-0001-9794-8049","authenticated-orcid":false,"given":"Hao","family":"Cai","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"given":"Hao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Nanjing Research Institute of Electronics Technology, Nanjing, China"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-0894-1054","authenticated-orcid":false,"given":"Bo","family":"Liu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2021.3060055"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731762"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2019.2892385"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2975695"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3026179"},{"key":"ref6","article-title":"Quantizing deep convolutional networks for efficient inference: A whitepaper","author":"Krishnamoorthi","year":"2018","journal-title":"arXiv:1806.08342"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2915589"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3134271"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774634"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365943"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3019460"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2981395"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2018.1575"},{"key":"ref15","first-page":"1","article-title":"AutoAx: An automatic design space exploration and circuit building methodology utilizing libraries of approximate components","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Mrazek"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2840092"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2018.8649988"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3072666"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2672976"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792902"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3097264"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2992527"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.29"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3072337"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731716"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2741463"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731668"},{"key":"ref33","first-page":"18518","article-title":"HAWQ-V2: Hessian aware trace-weighted quantization of neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"33","author":"Dong"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2856362"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2975094"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3210069"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3198413"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067774"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10508545\/10458963.pdf?arnumber=10458963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T19:20:17Z","timestamp":1714764017000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10458963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":39,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3369648","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}