{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:37Z","timestamp":1740133297802,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61474137"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Science and Technology Major Project of China","award":["21-02"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1109\/tvlsi.2021.3113980","type":"journal-article","created":{"date-parts":[[2021,10,15]],"date-time":"2021-10-15T23:06:11Z","timestamp":1634339171000},"page":"1903-1911","source":"Crossref","is-referenced-by-count":2,"title":["A Small Ripple and High-Efficiency Wordline Voltage Generator for 3-D nand Flash Memories"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1369-3830","authenticated-orcid":false,"given":"Qianqian","family":"Wang","sequence":"first","affiliation":[]},{"given":"Fei","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5629-4667","authenticated-orcid":false,"given":"Cece","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Qianhui","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9845-5649","authenticated-orcid":false,"given":"Zongliang","family":"Huo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"722","article-title":"A low-ripple charge pump with continuous pumping current control","author":"wu","year":"2008","journal-title":"Proc 51st Midwest Symp Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2613080"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900281"},{"key":"ref13","first-page":"1","article-title":"A 400 MHz current starved ring oscillator with temperature and supply voltage insensitivity","author":"huo","year":"2014","journal-title":"Proc 12th IEEE Int Conf Solid-State Integr Circuit Technol (ICSICT)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.1059"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2599707"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2218475"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285046"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180715"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2923730"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941758"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2604297"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2993772"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.777107"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2131810"},{"key":"ref2","first-page":"218","article-title":"A 512 Gb 3-bit\/cell 3D flash memory on 128-wordline-layer with 132 MB\/s write performance featuring circuit-under-array technology","author":"siau","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"journal-title":"Charge Pump Circuit Design","year":"2007","author":"samaddar","key":"ref9"},{"key":"ref1","first-page":"334","article-title":"Three-dimensional 128 Gb MLC vertical NAND flash-memory with 24-WL stacked layers and 50 MB\/s high-speed programming","author":"park","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9594522\/09576066.pdf?arnumber=9576066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:21Z","timestamp":1652194221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9576066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3113980","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,11]]}}}