{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T21:03:29Z","timestamp":1744232609584,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"DARPA CHIPS Project","doi-asserted-by":"publisher","award":["N00014-17-1-2950"],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tvlsi.2021.3058300","type":"journal-article","created":{"date-parts":[[2021,2,24]],"date-time":"2021-02-24T20:54:40Z","timestamp":1614200080000},"page":"605-616","source":"Crossref","is-referenced-by-count":1,"title":["Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0146-4977","authenticated-orcid":false,"given":"Gauthaman","family":"Murali","sequence":"first","affiliation":[]},{"given":"Heechun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Qin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9611-1658","authenticated-orcid":false,"given":"Hakki Mert","family":"Torun","sequence":"additional","affiliation":[]},{"given":"Majid Ahadi","family":"Dolatsara","sequence":"additional","affiliation":[]},{"given":"Madhavan","family":"Swaminathan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5738-6942","authenticated-orcid":false,"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Double Data Rate (DDR3) DRAM Standard","year":"2007","key":"ref10"},{"key":"ref11","first-page":"279","article-title":"Assembly and reliability challenges in 3D integration of 28 nm FPGA die on a large high density 65 nm passive interposer","author":"chaware","year":"2012","journal-title":"Proc IEEE 62nd Electron Compon Technol Conf"},{"article-title":"Analysis of microbump overheads for 2.5D disintegrated design","year":"2017","author":"ehrett","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753258"},{"journal-title":"Allegro Package Designer Plus SiP Layout Option","year":"2020","key":"ref14"},{"journal-title":"Innovus Implementation System","year":"2020","key":"ref15"},{"key":"ref16","first-page":"472","article-title":"28.2 A 0.29 mm² frequency synthesizer in 40 nm CMOS with 0.19psrms jitter and