{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T06:58:04Z","timestamp":1706079484544},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tvlsi.2019.2910825","type":"journal-article","created":{"date-parts":[[2019,5,8]],"date-time":"2019-05-08T20:12:00Z","timestamp":1557346320000},"page":"2170-2179","source":"Crossref","is-referenced-by-count":2,"title":["A Physics-Based Variability-Aware Methodology to Estimate Critical Charge for Near-Threshold Voltage Latches"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-7605-3630","authenticated-orcid":false,"given":"Chaudhry Indra","family":"Kumar","sequence":"first","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0001-6879-4511","authenticated-orcid":false,"given":"Ishant","family":"Bhatia","sequence":"additional","affiliation":[]},{"given":"Arvind Kumar","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"Deep","family":"Sehgal","sequence":"additional","affiliation":[]},{"given":"H. S.","family":"Jatana","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-3986-3730","authenticated-orcid":false,"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.35"},{"key":"ref11","author":"ma","year":"1989","journal-title":"Ionizing Radiation Effects in MOS Devices and Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1142\/6661"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283890"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2033697"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2742358"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1994.307864"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479727"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4374"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418979"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref27","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref6","first-page":"1","article-title":"A model for soft errors in the subthreshold CMOS inverter","author":"li","year":"2006","journal-title":"Proc 2nd Workshop Syst Effects Logic Soft Errors (SELSE2)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033528"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2509983"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255624"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/5.915372"},{"key":"ref1","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.11.006"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SOC.2003.1241499"},{"key":"ref21","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6291948"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2167233"},{"key":"ref26","first-page":"659","article-title":"High performance 32 nm logic technology featuring 2nd generation high-\n$k +$\n metal gate transistors","author":"packan","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref25","author":"weste","year":"2015","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8811586\/08709751.pdf?arnumber=8709751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:16Z","timestamp":1657746376000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8709751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":29,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2910825","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}