{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T05:57:29Z","timestamp":1719640649706},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tvlsi.2019.2900160","type":"journal-article","created":{"date-parts":[[2019,3,7]],"date-time":"2019-03-07T20:15:31Z","timestamp":1551989731000},"page":"1460-1464","source":"Crossref","is-referenced-by-count":21,"title":["VADER: Voltage-Driven Netlist Pruning for Cross-Layer Approximate Arithmetic Circuits"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"http:\/\/orcid.org\/0000-0001-8110-7122","authenticated-orcid":false,"given":"Georgios","family":"Zervakis","sequence":"first","affiliation":[]},{"given":"Konstantina","family":"Koliogeorgi","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-2184-2974","authenticated-orcid":false,"given":"Dimitrios","family":"Anagnostos","sequence":"additional","affiliation":[]},{"given":"Nikolaos","family":"Zompakis","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-0285-2202","authenticated-orcid":false,"given":"Kostas","family":"Siozios","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2672976"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2587696"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.043191124"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465795"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2803202"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926980"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001398"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2657799"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720793"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref7","first-page":"660","article-title":"Inexact Designs for Approximate Low Power Addition by Cell Replacement","author":"haider a f almurib","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref1","article-title":"AxBench: A benchmark suite for approximate computing across the system stack","author":"yazdanbakhsh","year":"2016"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2493547"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012863"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s00542-017-3587-2"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043592"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8718784\/08662776.pdf?arnumber=8662776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:29Z","timestamp":1657746509000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8662776\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":22,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2900160","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}