{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,18]],"date-time":"2024-07-18T17:54:28Z","timestamp":1721325268511},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tvlsi.2018.2808140","type":"journal-article","created":{"date-parts":[[2018,3,14]],"date-time":"2018-03-14T18:18:41Z","timestamp":1521051521000},"page":"1051-1058","source":"Crossref","is-referenced-by-count":16,"title":["Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"http:\/\/orcid.org\/0000-0003-1605-5850","authenticated-orcid":false,"given":"Leila","family":"Bagheriye","sequence":"first","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-1306-9301","authenticated-orcid":false,"given":"Siroos","family":"Toofan","sequence":"additional","affiliation":[]},{"given":"Roghayeh","family":"Saeidi","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0001-7077-8545","authenticated-orcid":false,"given":"Farshad","family":"Moradi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2606438"},{"key":"ref11","first-page":"216","article-title":"Time-differential sense amplifier for sub-80mV bitline voltage embedded STT-MRAM in 40 nm CMOS","author":"jefremow","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2235013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2427931"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2612235"},{"key":"ref15","article-title":"A novel nondestructive bit-line discharging scheme for deep submicrometer STT-RAMs","author":"zeinali","year":"0","journal-title":"IEEE Trans Emerg Topics Comput"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406948"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2581038"},{"key":"ref19","first-page":"232","article-title":"A 14 nm FinFET 128 Mb 6 T SRAM with VMIN-enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327337"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296136"},{"key":"ref7","first-page":"296","article-title":"A 45 nm 1 Mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139343466"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-7609-3_2","article-title":"FinFET circuit design","author":"mishra","year":"2011","journal-title":"Nanoelectronic Circuit Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062962"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2388837"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/20.908581"},{"key":"ref21","author":"fong","year":"2013","journal-title":"SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2407711"},{"key":"ref23","article-title":"A reduced store\/restore energy MRAM-based SRAM cell for a non-volatile dynamically reconfigurable FPGA","author":"bagheriye","year":"0","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8362640\/08315492.pdf?arnumber=8315492","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T06:10:18Z","timestamp":1643177418000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8315492\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":24,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2808140","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}