{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:32Z","timestamp":1740133292648,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000084","name":"National Science Foundation within the Directorate for Engineering","doi-asserted-by":"publisher","award":["1230401","1237856"],"id":[{"id":"10.13039\/100000084","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/tvlsi.2016.2527783","type":"journal-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T14:29:24Z","timestamp":1457620164000},"page":"2873-2886","source":"Crossref","is-referenced-by-count":27,"title":["Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops"],"prefix":"10.1109","volume":"24","author":[{"given":"Niranjan","family":"Kulkarni","sequence":"first","affiliation":[]},{"given":"Jinghua","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jae-Sun","family":"Seo","sequence":"additional","affiliation":[]},{"given":"Sarma","family":"Vrudhula","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Majority logic circuit using a constant current bias","year":"1964","author":"modiano","key":"ref10"},{"article-title":"Direct coupled, current mode logic","year":"1967","author":"fowler","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521443"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/368122.368903"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"article-title":"Threshold gate circuits employing field-effect transistors","year":"1973","author":"lerch","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.508261"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1023\/B:ALOG.0000031434.48142.a3"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1991.235276"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/82.663810"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429514"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100232"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2003.1223825"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857208"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696203"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206246"},{"journal-title":"Discrete Neural Computation A Theoretical Foundation","year":"1995","author":"siu","key":"ref2"},{"article-title":"Modeling and implementation of threshold logic circuits and architectures","year":"2010","author":"leshner","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6388-8"},{"key":"ref20","first-page":"33","article-title":"CMOS capacitor coupling logic (C3L) circuits","author":"huang","year":"2000","journal-title":"Proc 2nd IEEE Asia Pacific Conf ASICs"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el:19951471"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010742"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.7"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878291"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468"},{"journal-title":"Threshold Logic and Its Applications","year":"1971","author":"muroga","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7549121\/07430367.pdf?arnumber=7430367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:11Z","timestamp":1641987791000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7430367\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":28,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2527783","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,9]]}}}