{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T19:56:18Z","timestamp":1722887778199},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-0916908","MCDA-0903471"],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency, Microsystems Technology Office","doi-asserted-by":"publisher","award":["HR0011-13-C-0022"],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/tvlsi.2015.2501353","type":"journal-article","created":{"date-parts":[[2015,12,9]],"date-time":"2015-12-09T09:36:34Z","timestamp":1449653794000},"page":"2335-2344","source":"Crossref","is-referenced-by-count":5,"title":["Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures"],"prefix":"10.1109","volume":"24","author":[{"given":"Runjie","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Brett H.","family":"Meyer","sequence":"additional","affiliation":[]},{"given":"Ke","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Mircea R.","family":"Stan","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.825480"},{"key":"ref11","first-page":"308","article-title":"Multi-via electromigration lifetime model","author":"li","year":"2012","journal-title":"Proc Simulation Semiconductor Processes and Devices (SISPAD)"},{"key":"ref12","article-title":"Electromigration reliability analysis of power delivery networks in integrated circuits","author":"fawaz","year":"2013"},{"key":"ref13","author":"johnson","year":"2011","journal-title":"Probability and statistics for engineers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-8643-8"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483978"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593243"},{"key":"ref17","first-page":"14","article-title":"Penryn: 45-nm next generation Intel Core 2 processor","author":"george","year":"2007","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (ASSCC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71601-5"},{"key":"ref3","year":"2012","journal-title":"Assembly and Packaging"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.831870"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853199"},{"key":"ref8","first-page":"337","article-title":"Surface mount international conference and exposition","volume":"98","author":"brandenburg","year":"1998","journal-title":"SMI"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.325611"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1063\/1.1616993"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1929870"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593180"},{"key":"ref20","first-page":"1","article-title":"ArchFP: Rapid prototyping of pre-RTL floorplans","author":"faust","year":"2012","journal-title":"Proc IEEE\/IFIP 20th Int Conf Very Large Scale Integr (VSLI-SoC)"},{"key":"ref22","article-title":"Benchmarking modern multiprocessors","author":"bienia","year":"2011"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(97)00057-7"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/7476004\/7349249-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7476004\/07349249.pdf?arnumber=7349249","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:35Z","timestamp":1649443715000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7349249\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":23,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2501353","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6]]}}}