{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T04:38:56Z","timestamp":1649133536645},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Department of Electronics and Information Technology, MCIT, Government of India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/tvlsi.2015.2469596","type":"journal-article","created":{"date-parts":[[2015,9,18]],"date-time":"2015-09-18T18:54:08Z","timestamp":1442602448000},"page":"1663-1674","source":"Crossref","is-referenced-by-count":6,"title":["A Variation-Tolerant Replica-Based Reference-Generation Technique for Single-Ended Sensing in Wide Voltage-Range SRAMs"],"prefix":"10.1109","volume":"24","author":[{"given":"Viveka Konandur","family":"Rajanna","sequence":"first","affiliation":[]},{"given":"Bharadwaj","family":"Amrutur","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","year":"2015","journal-title":"Cortex-A9 MBIST Controller Technical Reference Manual"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672108"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012511"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011042"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358817"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2013.6643593"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.922800","article-title":"design and test of large embedded memories: an overview","volume":"18","author":"rajsuman","year":"2001","journal-title":"IEEE Design and Test of Computers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2083706"},{"key":"ref35","article-title":"Precise on-chip clock skew measurement using sub-sampling and applications","author":"das","year":"2012"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770776"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164009"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2347707"},{"key":"ref13","first-page":"382","article-title":"A single-power-supply 0.7 V 1 GHz 45 nm SRAM with an asymmetrical unit- $\\beta$ -ratio memory cell","author":"kawasumi","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273835"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001903"},{"key":"ref16","first-page":"478","article-title":"A read-static-noise-margin-free SRAM cell for low-Vdd and high-speed applications","volume":"1","author":"takeda","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2100834"},{"key":"ref18","first-page":"346","article-title":"A 32 nm high-k metal gate SRAM with adaptive dynamic stability enhancement for low-voltage operation","author":"nho","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"234","article-title":"Capacitive-coupling wordline boosting with self-induced VCC collapse for write VMIN reduction in 22-nm 8T SRAM","author":"kulkarni","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164294"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032493"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243809"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref8","first-page":"2592","article-title":"A 256 kb sub-threshold SRAM in 65 nm CMOS","author":"calhoun","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"340","article-title":"A 62 mV $0.13~\\mu $ m CMOS standard-cell-based design technique using Schmitt-trigger logic","author":"lotze","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"300","article-title":"Ultra-dynamic voltage scaling using sub-threshold operation and local voltage dithering in 90 nm CMOS","volume":"1","author":"calhoun","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2033621"},{"key":"ref9","first-page":"328","article-title":"A 65 nm 8T sub-Vt SRAM employing sense-amplifier redundancy","author":"verma","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848032"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138619"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917568"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"440","DOI":"10.1109\/TCSII.2010.2048360","article-title":"A sub-200-mV voltage-scalable SRAM with tolerance of access failure by self-activated bitline sensing","volume":"57","author":"luo","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594475"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7456352\/7272135.pdf?arnumber=7272135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:44:47Z","timestamp":1642005887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7272135\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":39,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2469596","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5]]}}}