{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,22]],"date-time":"2024-08-22T20:51:15Z","timestamp":1724359875674},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tvlsi.2014.2357057","type":"journal-article","created":{"date-parts":[[2014,9,29]],"date-time":"2014-09-29T19:30:21Z","timestamp":1412019021000},"page":"2001-2008","source":"Crossref","is-referenced-by-count":197,"title":["Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit"],"prefix":"10.1109","volume":"23","author":[{"given":"Partha","family":"Bhattacharyya","sequence":"first","affiliation":[]},{"given":"Bijoy","family":"Kundu","sequence":"additional","affiliation":[]},{"given":"Sovan","family":"Ghosh","sequence":"additional","affiliation":[]},{"given":"Vinay","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Anup","family":"Dandapat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1999.822379"},{"key":"ref11","first-page":"317","article-title":"A novel hybrid pass logic with static CMOS output drive full-adder cell","author":"zhang","year":"2003","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NUiConE.2011.6153275"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232809"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.303715"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/WICT.2011.6141251"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122310"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2001367"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2009.02.001"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038166"},{"key":"ref4","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref3","author":"weste","year":"2006","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010170"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"ref9","first-page":"546","article-title":"Hybrid adders for high-speed arithmetic circuits: A comparison","author":"aranda","year":"2010","journal-title":"Proc 7th IEEE Int Conf Elect Eng Comput Sci Autom Control (CCE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295280"},{"key":"ref20","article-title":"Signal propagation delay in RC models for interconnect","volume":"3","author":"wyatt","year":"1987","journal-title":"Circuit Analysis Simulation and Design Part II VLSI Circuit Analysis and Simulation"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1080\/00207218808945289"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.09.001"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/82.996055","article-title":"Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates","volume":"49","author":"bui","year":"2002","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.08.020"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.06.005"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7274516\/06912977.pdf?arnumber=6912977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:24Z","timestamp":1642003164000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6912977"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":25,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2357057","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}