{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T15:17:51Z","timestamp":1648739871852},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/tvlsi.2013.2251022","type":"journal-article","created":{"date-parts":[[2013,3,27]],"date-time":"2013-03-27T18:05:01Z","timestamp":1364407501000},"page":"691-695","source":"Crossref","is-referenced-by-count":2,"title":["Asymmetric Aging: Introduction and Solution for Power-Managed Mixed-Signal SoCs"],"prefix":"10.1109","volume":"22","author":[{"given":"Palkesh","family":"Jain","sequence":"first","affiliation":[]},{"given":"Frank","family":"Cano","sequence":"additional","affiliation":[]},{"given":"Bapana","family":"Pudi","sequence":"additional","affiliation":[]},{"given":"N. V.","family":"Arvind","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488857"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.511.0019"},{"key":"ref6","year":"2006","journal-title":"RelXpert User Manual"},{"key":"ref5","first-page":"364","article-title":"The impact of NBTI on the performance of combinational and sequential circuits","author":"cao","year":"2007","journal-title":"Proc ACM\/IEEE Design Autom Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.877876"},{"key":"ref7","year":"2009","journal-title":"Design of circuits less susceptible to transistor degradation"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703294"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105364"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269296"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6746074\/06488882.pdf?arnumber=6488882","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:43Z","timestamp":1642005103000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6488882\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":9,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2251022","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}