{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:51:24Z","timestamp":1725436284995},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/tvlsi.2009.2036433","type":"journal-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T18:17:27Z","timestamp":1261419447000},"page":"701-705","source":"Crossref","is-referenced-by-count":15,"title":["A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor"],"prefix":"10.1109","volume":"19","author":[{"given":"Jaehyouk","family":"Choi","sequence":"first","affiliation":[]},{"given":"Stephen T.","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Woonyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kwan-Woo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kyutae","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Joy","family":"Laskar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.760367"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1109\/TCSII.2002.801409","article-title":"Design of low-phase-noise CMOS ring oscillators","volume":"49","author":"dai","year":"2002","journal-title":"IEEE Trans Circuit Syst II Exp Briefs"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820881"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.806248"},{"key":"ref14","first-page":"395","article-title":"A ring VCO with wide and linear tuning characteristics for a cognitive radio system","author":"choi","year":"2008","journal-title":"RFIC Symp Dig Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.494195"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568705"},{"key":"ref18","first-page":"288","article-title":"A low power 4.3 GHz phase-locked loop with advanced dual-mode tuning technique including I\/Q-signal generation in 0.12 $\\mu$<\/tex><\/ref_formula>m standard CMOS","author":"konstanznig","year":"2003","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.826820"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803937"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880609"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822890"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.837997"},{"key":"ref7","first-page":"3888","article-title":"A 2.24 GHz wide range low jitter DLL based frequency multiplier using pMOS active load for communication applications","author":"lin","year":"2007","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.910480"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.890315"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008531"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835840"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800922"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.726563"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"2483","DOI":"10.1109\/TCSI.2008.920088","article-title":"A multiphase-output delay-locked loop with a novel start-controlled phase\/frequency detector","volume":"55","author":"chang","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5735629\/05356231.pdf?arnumber=5356231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:26Z","timestamp":1633914026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5356231\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2036433","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}