{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:44:57Z","timestamp":1694637897254},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/tvlsi.2009.2035323","type":"journal-article","created":{"date-parts":[[2009,12,11]],"date-time":"2009-12-11T17:58:53Z","timestamp":1260554333000},"page":"443-456","source":"Crossref","is-referenced-by-count":0,"title":["FA-STAC: An Algorithmic Framework for Fast and Accurate Coupling Aware Static Timing Analysis"],"prefix":"10.1109","volume":"19","author":[{"given":"Debasish","family":"Das","sequence":"first","affiliation":[]},{"given":"Ahmed","family":"Shebaita","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Yehea","family":"Ismail","sequence":"additional","affiliation":[]},{"given":"Kip","family":"Killpack","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597115"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144269"},{"key":"ref12","author":"garey","year":"1979","journal-title":"Computers and Intractability"},{"key":"ref13","author":"cormen","year":"1989","journal-title":"Introduction to Algorithms"},{"key":"ref14","first-page":"695","article-title":"a neutral netlist of 10 combinatorial benchmark circuits","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref16","author":"davey","year":"1990","journal-title":"Introduction to Lattices and Order"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/1228784.1228797","article-title":"nostra-xtalk: a predictive framework for accurate static timing analysis in udsm vlsi circuits","author":"das","year":"2007","journal-title":"Proc ACM Great Lakes Symp VLSI"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810367"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.331409"},{"key":"ref4","article-title":"miller factor for gate-level coupling delay calculation","author":"chen","year":"2000","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855281"},{"key":"ref6","article-title":"switching window computation for static timing analysis in presence of crosstalk noise","author":"chen","year":"2000","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref5","first-page":"4146","article-title":"accurate decoupling of coupled on-chip buses","author":"ghoneima","year":"2005","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816211"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337415"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.845079"},{"key":"ref1","first-page":"938","article-title":"interconnect and noise immunity design for the pentium 4 processor","author":"kumar","year":"2003","journal-title":"Proc Des Autom Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/512950.512973"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219030"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146975"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382562"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597115"},{"key":"ref23","first-page":"678","article-title":"a nonlinear cell macromodel for digital applications","author":"kashyap","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380792"},{"key":"ref25","first-page":"515","article-title":"false noise analysis using logic implications","author":"glebov","year":"2001","journal-title":"Proc ICCAD"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5719054\/05352252.pdf?arnumber=5352252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,15]],"date-time":"2021-10-15T23:25:52Z","timestamp":1634340352000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5352252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2035323","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}