{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,4]],"date-time":"2024-06-04T01:51:43Z","timestamp":1717465903229},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/tvlsi.2008.2011554","type":"journal-article","created":{"date-parts":[[2009,4,15]],"date-time":"2009-04-15T16:02:43Z","timestamp":1239811363000},"page":"410-422","source":"Crossref","is-referenced-by-count":23,"title":["Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits"],"prefix":"10.1109","volume":"18","author":[{"given":"Weidong","family":"Kuang","sequence":"first","affiliation":[]},{"given":"Peiyi","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"J. S.","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"R. F.","family":"DeMara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.33"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/ASYNC.2006.25","article-title":"self-healing asynchronous arrays","author":"peng","year":"2006","journal-title":"Proc IEEE Int Symp Asynchronous Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(92)90001-F"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706841"},{"key":"ref17","first-page":"218","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref18","author":"kuang","year":"2003","journal-title":"Iterative ring and power-aware design techniques for self-timed digital circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862738"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065805"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584031"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.30"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319669"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.30"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876104"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.15"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.60"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1246161"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299578"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.61"},{"key":"ref25","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5419135\/04814467.pdf?arnumber=4814467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:37:36Z","timestamp":1633916256000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4814467\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2011554","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}