{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,28]],"date-time":"2024-06-28T05:16:18Z","timestamp":1719551778723},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2006,2,1]],"date-time":"2006-02-01T00:00:00Z","timestamp":1138752000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2006,2]]},"DOI":"10.1109\/tvlsi.2005.863742","type":"journal-article","created":{"date-parts":[[2006,3,15]],"date-time":"2006-03-15T16:13:13Z","timestamp":1142439193000},"page":"193-202","source":"Crossref","is-referenced-by-count":40,"title":["X-masking during logic BIST and its impact on defect coverage"],"prefix":"10.1109","volume":"14","author":[{"family":"Yuyi Tang","sequence":"first","affiliation":[]},{"given":"H.-J.","family":"Wunderlich","sequence":"additional","affiliation":[]},{"family":"Piet Engelke","sequence":"additional","affiliation":[]},{"given":"I.","family":"Polian","sequence":"additional","affiliation":[]},{"given":"B.","family":"Becker","sequence":"additional","affiliation":[]},{"given":"J.","family":"Schloffel","sequence":"additional","affiliation":[]},{"given":"F.","family":"Hapke","sequence":"additional","affiliation":[]},{"given":"M.","family":"Wittke","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.644620"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271091"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527915"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292283"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512635"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008326111919"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271093"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569803"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894197"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270904"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041774"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271094"},{"key":"ref5","first-page":"255","article-title":"on output response compression in the presence compression in the response of unknown output values","author":"pomeranz","year":"2002","journal-title":"Proc Automation Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584077"},{"key":"ref7","first-page":"117","article-title":"response compaction with any number of unknowns using a new lfsr architecture","author":"volkerink","year":"2005","journal-title":"Proc Automation Conf"},{"key":"ref2","author":"van der goor","year":"1998","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584017"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1016\/S0167-9260(98)00021-2","article-title":"bist for systems-on-a-chip","volume":"26","author":"wunderlich","year":"1998","journal-title":"Integr VLSI J"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556959"},{"key":"ref22","first-page":"663","article-title":"a neutral netlist of 10 combinational circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits Syst Special Sess ATPG Fault Simulation"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386936"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref25","first-page":"105","article-title":"probe: a ppsfp simulator for resistive bridging faults","author":"lee","year":"2000","journal-title":"Proc VLSI Test Symp"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/33732\/01605284.pdf?arnumber=1605284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:55:55Z","timestamp":1638201355000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1605284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2]]},"references-count":25,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2005.863742","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,2]]}}}