{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:42:04Z","timestamp":1725554524069},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/trustcom.2013.204","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T19:46:29Z","timestamp":1387309589000},"page":"1652-1655","source":"Crossref","is-referenced-by-count":1,"title":["A Power Model Combined of Architectural Level and Gate Level for Multicore Processors"],"prefix":"10.1109","author":[{"given":"Manman","family":"Peng","sequence":"first","affiliation":[]},{"given":"Yan","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Intel White Paper","article-title":"P6 family of processors hardware developer's manual","year":"1998","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"14","first-page":"206","article-title":"Complexity-effective superscalar processors","author":"subbarao","year":"1997","journal-title":"Proc ISCA"},{"journal-title":"Semiconductor Industries Association Model for Assessment of CMOS Technologies and Roadmaps (MASTAR)","year":"2007","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696062"},{"key":"2","first-page":"58","article-title":"A family of 45nm ia processors","author":"kumar","year":"2009","journal-title":"Proc ISSCC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/40.877952"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"7","first-page":"240","article-title":"A 1.2 ghz alpha microprocessor with 44.8 gb\/s chip pin bandwidth","author":"jain","year":"2001","journal-title":"Proc ISSCC"},{"key":"6","first-page":"535","article-title":"Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance","author":"ashish","year":"2005","journal-title":"Proc DAC"},{"key":"5","first-page":"95","article-title":"Energy-driven integrated hardware-software optimizations using SimplePower","author":"vijaykrishnan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"9","first-page":"423","article-title":"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration","author":"andrew","year":"2009","journal-title":"Proc DATE"},{"journal-title":"DesignWare IP Family Reference Guide","year":"2005","key":"8"}],"event":{"name":"2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom)","start":{"date-parts":[[2013,7,16]]},"location":"Melbourne, Australia","end":{"date-parts":[[2013,7,18]]}},"container-title":["2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6679587\/6680793\/06681030.pdf?arnumber=6681030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:50:54Z","timestamp":1490230254000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6681030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/trustcom.2013.204","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}