{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:24:30Z","timestamp":1725528270473},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/trustcom.2013.145","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T19:46:29Z","timestamp":1387309589000},"page":"1206-1215","source":"Crossref","is-referenced-by-count":2,"title":["A Study of Leveraging Memory Level Parallelism for DRAM System on Multi-core\/Many-Core Architecture"],"prefix":"10.1109","author":[{"given":"Licheng","family":"Chen","sequence":"first","affiliation":[]},{"given":"Yongbing","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[]},{"given":"Guangming","family":"Tan","sequence":"additional","affiliation":[]},{"given":"Zehan","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Mingyu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium","article-title":"Memory performance attacks: Denial of memory service in multi-core systems","year":"2007","author":"moscibroda","key":"19"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"journal-title":"1Gb DDR2 SDRAM Component MT47H128M8HQ-25","year":"2007","key":"17"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555788"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1400751.1400799"},{"key":"33","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360134","article-title":"A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","author":"zhang","year":"2000","journal-title":"Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"journal-title":"25th International Conference on Computer Design (ICCD)","article-title":"Exploring dram cache architectures for cmp server platforms, computer design","year":"2007","author":"zhao","key":"34"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/12.895941"},{"journal-title":"Proc Int Symp High Performance Computer Architecture (HPCA)","article-title":"Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers","year":"2010","author":"kim","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.53"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.100"},{"journal-title":"IEEE International Symposium on Performance Analysis of Systems and Software","article-title":"Balancing throughput and fairness in smt processors","year":"2001","author":"luo","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"journal-title":"Nec 64M-bit Virtual Channel SDRAM Data Sheet","year":"1998","key":"22"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"25","doi-asserted-by":"crossref","DOI":"10.1109\/PACT.2007.4336216","article-title":"Effective management of dram bandwidth in multicore processors","author":"rafique","year":"2007","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques (PACT)"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.22"},{"key":"27","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501191"},{"journal-title":"Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture","article-title":"Virtually pipelined network memory","year":"2006","author":"agrawal","key":"2"},{"journal-title":"Jedec DDR3 SDRAM STANDARD","year":"2010","key":"10"},{"journal-title":"CACTI An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model","year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346201"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1145\/1736020.1736058","article-title":"Fairness via source throttling: A configurable and high-performance fairness substrate for multi-core memory systems","author":"ebrahimi","year":"2010","journal-title":"Proc Fifth Conf Architecture Support for Programming Languages and Operating Systems (ASPLOS)"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634862"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006708","article-title":"Microarchitecture optimizations for exploiting memory-level parallelism","author":"chou","year":"2004","journal-title":"Proceedings of the 31st Annual International Symposium on Computer Architecture"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1134760.1220164"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1314299.1314301"},{"journal-title":"MLP yes! ILP no! In ASPLOS Wild and Crazy Idea Session","year":"1998","author":"glew","key":"8"}],"event":{"name":"2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom)","start":{"date-parts":[[2013,7,16]]},"location":"Melbourne, Australia","end":{"date-parts":[[2013,7,18]]}},"container-title":["2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6679587\/6680793\/06680966.pdf?arnumber=6680966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,4]],"date-time":"2019-08-04T21:37:56Z","timestamp":1564954676000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6680966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/trustcom.2013.145","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}