{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:53:32Z","timestamp":1729630412830,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/trustcom.2011.138","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T16:41:25Z","timestamp":1325868085000},"page":"1005-1014","source":"Crossref","is-referenced-by-count":4,"title":["A Hardware\/Software Countermeasure and a Testing Framework for Cache Based Side Channel Attacks"],"prefix":"10.1109","author":[{"given":"Ankita","family":"Arora","sequence":"first","affiliation":[]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[]},{"given":"Roshan","family":"Ragel","sequence":"additional","affiliation":[]},{"given":"Darshana","family":"Jayasinghe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Partitioned cache architecture as a side-channel defense mechanism","author":"page","year":"2005","journal-title":"Cryptology ePrint Archive Report"},{"journal-title":"Theoretical Use of Cache Memory As A Cryptanalytic Side-channel","year":"2002","author":"page","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1016\/S1363-4127(03)00104-3"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.165"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.36"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1456508.1456514"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1456508.1456514"},{"key":"11","first-page":"789","article-title":"Differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Lecture Notes in Computer Science"},{"key":"12","first-page":"104","article-title":"Timing attacks on implementations of diffiehellman, rsa, dss, and other systems","author":"kocher","year":"1996","journal-title":"CRYPTO '98 Proceedings of the 18th Annual International Cryptology Conference on Advances in Cryptology"},{"key":"21","article-title":"Cache missing for fun and profit","author":"percival","year":"2005","journal-title":"Proc of BSDCan 2005"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT.2007.10"},{"key":"22","first-page":"270","article-title":"Instruction set extensions for efficient aes implementation on 32-bit processors","author":"tillich","year":"2006","journal-title":"CHES"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1007\/s10207-005-0079-7"},{"key":"24","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1145\/1105734.1105748","article-title":"Dramsim: A memory system simulator","volume":"33","author":"wang","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"3","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1007\/BFb0052259","article-title":"Differential fault analysis of secret key cryptosystems","volume":"1294","author":"biham","year":"1997","journal-title":"Lecture Notes in Computer Science"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2005.62"},{"key":"10","first-page":"97","article-title":"Side channel cryptanalysis of product ciphers","author":"kelsey","year":"1998","journal-title":"Proceedings of the 5th European Symposium on Research in Computer Security"},{"journal-title":"Cache-timing attacks on AES","year":"2005","author":"daniel","key":"1"},{"key":"7","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1007\/3-540-44709-1_21","article-title":"Electromagnetic analysis: Concrete results","volume":"2162","author":"gandolfi","year":"2001","journal-title":"Lecture Notes in Computer Science"},{"journal-title":"Cache Based Power Analysis Attacks on Aes","year":"0","author":"fournier","key":"6"},{"journal-title":"Announcing the Advanced Encryption Standard (AES)","year":"2001","key":"5"},{"key":"4","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1007\/11894063_16","article-title":"Cache-collision timing attacks against aes","volume":"4249","author":"bonneau","year":"2006","journal-title":"Lecture Notes in Computer Science"},{"journal-title":"Xtensa Processor","year":"0","key":"9"},{"journal-title":"White Paper Advanced Encryption Standard (Aes) Instruction Set","year":"2008","author":"gueron","key":"8"}],"event":{"name":"2011 IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom)","start":{"date-parts":[[2011,11,16]]},"location":"Changsha, China","end":{"date-parts":[[2011,11,18]]}},"container-title":["2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6120120\/6120777\/06120931.pdf?arnumber=6120931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T08:24:11Z","timestamp":1497947051000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6120931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/trustcom.2011.138","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}