{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T15:42:29Z","timestamp":1693842149616},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/tpds.2011.304","type":"journal-article","created":{"date-parts":[[2011,12,13]],"date-time":"2011-12-13T19:19:26Z","timestamp":1323803966000},"page":"1453-1466","source":"Crossref","is-referenced-by-count":20,"title":["Efficient Hardware Barrier Synchronization in Many-Core CMPs"],"prefix":"10.1109","volume":"23","author":[{"given":"Jose L.","family":"Abellan","sequence":"first","affiliation":[]},{"given":"Juan","family":"Fernandez","sequence":"additional","affiliation":[]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"bibttd201208145329","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.64"},{"key":"bibttd201208145325","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"bibttd201208145326","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237144"},{"key":"bibttd201208145327","article-title":"Efficient Support for Irregular Applications on Distributed-Memory Machines","author":"mukherjee","year":"1995","journal-title":"Proc Fifth ACM SIGPLAN Symp Principles and Practice of Parallel Programming (PPOPP '95)"},{"key":"bibttd201208145328","doi-asserted-by":"publisher","DOI":"10.1109\/71.388040"},{"key":"bibttd201208145321","doi-asserted-by":"publisher","DOI":"10.1145\/1147349.1147357"},{"key":"bibttd201208145322","article-title":"A 0.28pf\/b 2gb\/s\/ch Transceiver in 90 nm Cmos for 10 mm On-Chip Interconnects","author":"mensink","year":"2007","journal-title":"Proc IEEE Solid-State Circuits Conf"},{"key":"bibttd201208145323","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0213"},{"key":"bibttd201208145324","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810060"},{"key":"bibttd201208145320","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-11515-8_4","article-title":"Low-Overhead, High-Speed Multi-Core Barrier Synchronization","author":"sartori","year":"2010","journal-title":"Proc Fifth Int'l Conf High Performance Embedded Architectures and Compilers"},{"key":"bibttd20120814539","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.0033"},{"key":"bibttd20120814538","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995720"},{"key":"bibttd20120814537","doi-asserted-by":"publisher","DOI":"10.1145\/36177.36179"},{"key":"bibttd20120814536","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.87"},{"key":"bibttd20120814535","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2010.34"},{"key":"bibttd20120814534","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897165"},{"key":"bibttd20120814533","doi-asserted-by":"publisher","DOI":"10.1109\/AINAW.2007.334"},{"key":"bibttd20120814532","year":"2012"},{"key":"bibttd20120814531","year":"2012"},{"key":"bibttd201208145333","article-title":"Optimization of Dense Matrix Multiplication on IBM Cyclops-64: Challenges and Experiences","author":"hu","year":"2006","journal-title":"Proc 12th Int'l European Conf Parallel and Distributed Computing"},{"key":"bibttd201208145332","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250668"},{"key":"bibttd201208145318","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250707"},{"key":"bibttd201208145319","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.23"},{"key":"bibttd201208145316","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917547"},{"key":"bibttd201208145317","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68188"},{"key":"bibttd201208145314","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373469"},{"key":"bibttd201208145315","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"bibttd201208145312","author":"culler","year":"1998","journal-title":"Parallel Computer Architecture A Hardware\/Software Approach"},{"key":"bibttd201208145313","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1995.395943"},{"key":"bibttd201208145310","article-title":"Blade Computing with the AMD Magny-Cours Processor","author":"conway","year":"2009","journal-title":"Proc 21st Symp High Performance Chips"},{"key":"bibttd201208145311","article-title":"Parallel Programming in Split-C","author":"culler","year":"1993","journal-title":"Proc ACM Int Conf Supercomputing"},{"key":"bibttd201208145330","doi-asserted-by":"publisher","DOI":"10.1023\/A:1026479803767"},{"key":"bibttd201208145331","doi-asserted-by":"publisher","DOI":"10.1145\/146937.146938"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/71\/6227391\/06104036.pdf?arnumber=6104036","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T19:46:40Z","timestamp":1686512800000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6104036\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":33,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2011.304","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}