{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,14]],"date-time":"2024-04-14T06:40:41Z","timestamp":1713076841183},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/tpds.2011.255","type":"journal-article","created":{"date-parts":[[2011,10,27]],"date-time":"2011-10-27T20:14:32Z","timestamp":1319746472000},"page":"1361-1368","source":"Crossref","is-referenced-by-count":1,"title":["A Sequentially Consistent Multiprocessor Architecture for Out-of-Order Retirement of Instructions"],"prefix":"10.1109","volume":"23","author":[{"given":"Rafael","family":"Ubal","sequence":"first","affiliation":[]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Lopez","sequence":"additional","affiliation":[]},{"given":"David","family":"Kaeli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"bibttd201208136121","doi-asserted-by":"publisher","DOI":"10.1109\/PERSER.2005.1506430"},{"key":"bibttd20120813617","doi-asserted-by":"publisher","DOI":"10.1145\/1610252.1610271"},{"key":"bibttd20120813618","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"bibttd20120813615","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"bibttd20120813616","doi-asserted-by":"publisher","DOI":"10.1109\/40.592310"},{"key":"bibttd201208136112","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30377"},{"key":"bibttd201208136113","article-title":"Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap between Memory Consistency Models","author":"ranganathan","year":"1997","journal-title":"Proc ACM Symp Parallel Algorithms Architect"},{"key":"bibttd201208136110","author":"adve","year":"1993","journal-title":"Designing memory consistency models for shared-memory multiprocessors"},{"key":"bibttd20120813619","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"bibttd201208136111","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134503"},{"key":"bibttd201208136120","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.15"},{"key":"bibttd20120813613","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"bibttd20120813614","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.95"},{"key":"bibttd20120813611","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2003.1253246","article-title":"Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors","author":"akkary","year":"2003","journal-title":"Proc 36th Int'l Symp Microarchitecture"},{"key":"bibttd20120813612","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291357"},{"key":"bibttd201208136117","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300993"},{"key":"bibttd201208136116","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"bibttd201208136115","year":"2011"},{"key":"bibttd201208136114","article-title":"Two Techniques to Enhance the Performance of Memory Consistency Models","author":"gharachorloo","year":"1991","journal-title":"Proc Int l Conf Parallel Processing"},{"key":"bibttd201208136119","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"bibttd201208136118","doi-asserted-by":"crossref","DOI":"10.1109\/PACT.2002.1106016","article-title":"Speculative Sequential Consistency with Little Custom Storage","author":"gniady","year":"2002","journal-title":"Proc the Int'l Conf Parallel Architectures and Compilation Techniques"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/71\/6227391\/06060802.pdf?arnumber=6060802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,14]],"date-time":"2024-04-14T06:24:26Z","timestamp":1713075866000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6060802\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":21,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2011.255","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}