乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:32:09Z","timestamp":1740169929780,"version":"3.37.3"},"reference-count":125,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1109\/tetc.2017.2691263","type":"journal-article","created":{"date-parts":[[2017,4,7]],"date-time":"2017-04-07T18:30:55Z","timestamp":1491589855000},"page":"493-506","source":"Crossref","is-referenced-by-count":38,"title":["Challenges and Solutions in Emerging Memory Testing"],"prefix":"10.1109","volume":"7","author":[{"given":"Elena Ioana","family":"Vatajelu","sequence":"first","affiliation":[]},{"given":"Paolo","family":"Prinetto","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9911-4846","authenticated-orcid":false,"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8961-0387","authenticated-orcid":false,"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/0375-9601(75)90174-7"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref33","first-page":"61","article-title":"Nonvolatile memories: Present and future chal- lenges","author":"vatajelu","year":"0","journal-title":"Proc Int Test Symp"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865560"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmat.2015.07.009"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1063\/1.4751248"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1080\/01411594.2011.561478"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796675"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.221"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.3390\/electronics4030586"},{"article-title":"Samsung Begins Mass Production of HBM2 DRAM - 4 GB HBM2 for HPC, 8 GB HBM2 Production Commences This Year","year":"2016","author":"mujtaba","key":"ref28"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"article-title":"SK Hynix to Commence Mass Production of 4 GB HBM2 DRAM In Q3 2016 - Aiming at NVIDIA Pascal and AMD Plaris GPUs","year":"2016","author":"mujtaba","key":"ref29"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/9783527623051"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248968"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.92"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.55"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-015-0846-y"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2005.1502578"},{"key":"ref50","first-page":"1112","article-title":"Built in self repair for embedded high density SRAM","author":"kim","year":"0","journal-title":"Proc Int Test Conf"},{"journal-title":"High Performance Memory Testing Design Principles Fault Modeling and Self-Test","year":"2003","author":"adams","key":"ref51"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818763"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457087"},{"key":"ref56","first-page":"1","article-title":"Through silicon via (TSV) redundancy-a high reliability, networking product perspective","author":"chew","year":"0","journal-title":"Proc 14th Int Conf Electronic Materials Packaging"},{"key":"ref55","first-page":"263","article-title":"Cost-effective TSV redundancy configuration","author":"jung","year":"0","journal-title":"Proc IEEE\/IFIP 20th Int Conf VLSI Syst -on-Chip"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.259"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654160"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.840847"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"journal-title":"ITRS","article-title":"The international technology roadmapfor semiconductors 2015 Edition","year":"2015","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617465"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346849"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-9-526"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/43.46807"},{"article-title":"3d xpoint memory","year":"2015","author":"newsroom","key":"ref9"},{"key":"ref46","first-page":"67","article-title":"Analysis of tsv geometric parameter impact on switching noise in 3d power distribution network","author":"he","year":"0","journal-title":"Proc 25th Annu SEMI Advanced Semiconductor Manufacturing Conf"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/5.915376"},{"key":"ref48","first-page":"1","article-title":"Worst-case power supply noise and tempera- ture distribution analysis for 3D PDNs with multiple clock domains","author":"todri-sanial","year":"0","journal-title":"Proc IEEE Int New Circuits Syst Conf"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/GREENCOMP.2010.5598269"},{"article-title":"Yield and cost analysis for 3d stacked ics","year":"2014","author":"taouil","key":"ref42"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2007.12.013"},{"year":"0","key":"ref44","article-title":"3D ICs with TSVs Design Challenges and Requirements"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2007.4446880"},{"year":"0","key":"ref125"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1002\/9781119079415"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.61"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2012.6469431"},{"article-title":"Failure Analysis for 3D TSV Systems","year":"2013","author":"beyne","key":"ref71"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2012.2206816"},{"key":"ref76","first-page":"1","article-title":"Interconnect test for 3D stacked memory-on-logic","author":"taouil","year":"0","journal-title":"Proc Des Autom Test Europe Conf Exhib"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437621"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2004.1309471"},{"journal-title":"Testing of Digital Systems","year":"2002","author":"jha","key":"ref75"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601902"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139180"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2419227"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241859"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5263-2"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/IMPACT.2011.6117254"},{"key":"ref67","first-page":"624","article-title":"Failure mechanisms and optimum design for electroplated copper through-silicon vias (TSV)","author":"liu","year":"0","journal-title":"Proc IEEE Int Conf IC Des Technol"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105386"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0962-6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114176"},{"journal-title":"Advanced Semiconductor Memories Architectures Designs and Applications","year":"2009","author":"sharma","key":"ref1"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180592"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894437"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818762"},{"journal-title":"Resistive Switching From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications","year":"2015","author":"ielmini","key":"ref94"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253329"},{"key":"ref93","first-page":"14","article-title":"Embedded memory design for future technologies: Chal- lenges and solutions","author":"ghosh","year":"0","journal-title":"Proc 13th Int Conf Embedded Syst 27th Int Conf VLSI-Des"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.206"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847813"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2394434"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432142"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116247"},{"key":"ref90","first-page":"1","article-title":"Post-bond test techniques for TSVs with crosstalk faults in 3D ICs","author":"huang","year":"0","journal-title":"Proc Int Symp VLSI Des Autom Test"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176603"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.66"},{"key":"ref111","first-page":"124","article-title":"Mram defect analysis and fault modeling","author":"su","year":"0","journal-title":"Proc Test Conf"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294080"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1038\/srep21525"},{"article-title":"An overview: Electron beam-physical vapor deposition technology - Present and future applications","year":"1999","author":"singh","key":"ref99"},{"key":"ref96","first-page":"1","article-title":"Advances and trends of RRAM technology","author":"jurczak","year":"0","journal-title":"Proc Semicon"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1038\/srep25757"},{"year":"2015","key":"ref10","article-title":"Arstechnica"},{"journal-title":"EETimes","article-title":"Avalanche samples spin trans- fer torque magnetic ram","year":"0","key":"ref11"},{"year":"2014","key":"ref12","article-title":"Toshibas new mram cache could reduce cpu power consump- tion by 60"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.825482"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234260"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357798"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.834712"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1002\/9783527680870"},{"year":"2014","key":"ref82","article-title":"IEEE 3D-Test Working Group (3DT-WG)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304372"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687434"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2008.4763463"},{"journal-title":"IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits","first-page":"1","year":"2012","key":"ref84"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref19","first-page":"86","article-title":"Architecture design exploration of three- dimesional (3D) integrated DRAM","author":"anigundi","year":"0","journal-title":"Proc 10th Int Symp Quality Electron Des"},{"journal-title":"IEEE standard for test access port and boundary-scan architecture-redline","first-page":"1","year":"2013","key":"ref83"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915402"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547779"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090661"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035341"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985896"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2256945"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2521712"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488401"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.3390\/ma9010041"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401569"},{"year":"2011","key":"ref86","article-title":"JEDEC, Wide I\/O Single Data Rate (Wide I\/O SDR) JESD229"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.21"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139141"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/8824015\/07894207.pdf?arnumber=7894207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:55:47Z","timestamp":1657745747000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7894207\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":125,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2017.2691263","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"type":"electronic","value":"2168-6750"},{"type":"electronic","value":"2376-4562"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}