{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:55:06Z","timestamp":1725497706261},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699204","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T20:20:08Z","timestamp":1295641208000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["Testing the IBM Power 7™ 4 GHz eight core microprocessor"],"prefix":"10.1109","author":[{"given":"James","family":"Crafts","sequence":"first","affiliation":[]},{"given":"David","family":"Bogdan","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"Conti","sequence":"additional","affiliation":[]},{"given":"Donato","family":"Forlenza","sequence":"additional","affiliation":[]},{"given":"Orazio","family":"Forlenza","sequence":"additional","affiliation":[]},{"given":"William","family":"Huott","sequence":"additional","affiliation":[]},{"given":"Mary","family":"Kusko","sequence":"additional","affiliation":[]},{"given":"Edward","family":"Seymour","sequence":"additional","affiliation":[]},{"given":"Timothy","family":"Taylor","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Walsh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"717","article-title":"Microprocessor Test and Test Tool Methodology for the 500MHz IBM S\/390 G5 Chip","author":"kusko","year":"0","journal-title":"Int'l Test Conference"},{"key":"ref3","article-title":"A 45nm SOI Embedded DRAM macro for the POWER7 ™ Processor 32MByte On-Chip L3 Cache","author":"barth","year":"2010","journal-title":"ISSCC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.5388586"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.342.0406"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"ref5","first-page":"200","article-title":"Self-Testing of Multichip Logic Modules","author":"bardell","year":"1982","journal-title":"Proceedings of the IEEE International Test Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805820"},{"journal-title":"Programmable Built-In Self Test Method and Controller for Arrays","year":"1997","author":"shephard","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700598"},{"key":"ref2","article-title":"Scaling Deep Trench Based eDRAM on SOI to 32nm and beyond","author":"wang","year":"2008","journal-title":"IEDM"},{"journal-title":"Programmable computer system element with built-in self test method and apparatus for repair during power-on","year":"1997","author":"huott","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346879"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","start":{"date-parts":[[2010,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699204.pdf?arnumber=5699204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:57:52Z","timestamp":1490090272000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699204","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}