{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:32:02Z","timestamp":1729621922300,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/test.2009.5355715","type":"proceedings-article","created":{"date-parts":[[2009,12,24]],"date-time":"2009-12-24T13:29:18Z","timestamp":1261661358000},"page":"1-10","source":"Crossref","is-referenced-by-count":12,"title":["Physical defect modeling for fault insertion in system reliability test"],"prefix":"10.1109","author":[{"given":"Zhaobo","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Zhanglei","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xinli","family":"Gu","sequence":"additional","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Essentials of Electronic Testing","year":"2005","author":"bushnell","key":"17"},{"journal-title":"Introduction to Linear Optimization","year":"1997","author":"bertsimas","key":"18"},{"year":"0","key":"15"},{"key":"16","first-page":"1364","article-title":"IEEE standard Verilog hardware description language","year":"2001","journal-title":"IEEE Standard"},{"key":"13","article-title":"IEEE standard test access port and boundary-scan architecture","volume":"1 a","year":"1993","journal-title":"IEEE 1149 4 Standard"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292280"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.1996.500643"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/12.536240"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2003.1267909"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/24.273586"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028901"},{"key":"10","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1109\/OLT.2000.856615","article-title":"A study of the effects of the transient fault injection into the VHDL model of a fault-tolerant microcomputer system","author":"gil","year":"2000","journal-title":"Proc IEEE Int On-Line Testing Workshop"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2007.328061"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/12.559803"},{"key":"5","article-title":"Fault injection verification of IBM power6 soft error resilience","author":"kudva","year":"2007","journal-title":"Proc Workshop Architectural Support Gigascale Integration"},{"key":"4","first-page":"61","article-title":"Characterizing the effects of transient faults on a highperformance processor pipeline","author":"wang","year":"2004","journal-title":"Proc IEEE International Test Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528013"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387332"}],"event":{"name":"2009 IEEE International Test Conference (ITC)","start":{"date-parts":[[2009,11,1]]},"location":"Austin, TX, USA","end":{"date-parts":[[2009,11,6]]}},"container-title":["2009 International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5348788\/5355529\/05355715.pdf?arnumber=5355715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T23:13:20Z","timestamp":1497827600000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5355715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2009.5355715","relation":{},"subject":[],"published":{"date-parts":[[2009,11]]}}}