{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:55:59Z","timestamp":1725436559526},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700551","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T12:55:58Z","timestamp":1228913758000},"page":"1-10","source":"Crossref","is-referenced-by-count":7,"title":["The Test Features of the Quad-Core AMD Opteron- Microprocessor"],"prefix":"10.1109","author":[{"given":"T.","family":"Wood","sequence":"first","affiliation":[]},{"given":"G.","family":"Giles","sequence":"additional","affiliation":[]},{"given":"C.","family":"Kiszely","sequence":"additional","affiliation":[]},{"given":"M.","family":"Schuessler","sequence":"additional","affiliation":[]},{"given":"D.","family":"Toneva","sequence":"additional","affiliation":[]},{"given":"J.","family":"Irby","sequence":"additional","affiliation":[]},{"given":"M.","family":"Mateja","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","article-title":"test cost reduction for the amd athlon processor using test","author":"sehgal","year":"2007","journal-title":"Proc International Test Conference"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0611"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583967"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639645"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805823"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843819"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041869"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584032"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"0","author":"van de goor","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373608"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805622"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232257"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700553"},{"key":"4","article-title":"at-speed launch and capture into the shadow logic of embedded memories","author":"irby","year":"0","journal-title":"Submitted to ITC 2008"},{"key":"9","first-page":"200","article-title":"self-testing of multi- chip logic modules","author":"bardell","year":"1982","journal-title":"Proc International Test Conference"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700551.pdf?arnumber=4700551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:55:27Z","timestamp":1489755327000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700551","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}