{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:26:48Z","timestamp":1725535608212},"reference-count":12,"publisher":"Int. Test Conference","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.1998.743216","type":"proceedings-article","created":{"date-parts":[[2002,11,27]],"date-time":"2002-11-27T23:21:56Z","timestamp":1038439316000},"page":"717-726","source":"Crossref","is-referenced-by-count":12,"title":["Microprocessor test and test tool methodology for the 500 MHz IBM S\/390 G5 chip"],"prefix":"10.1109","author":[{"given":"M.P.","family":"Kusko","sequence":"first","affiliation":[]},{"given":"B.J.","family":"Robbins","sequence":"additional","affiliation":[]},{"given":"T.J.","family":"Snethen","sequence":"additional","affiliation":[]},{"family":"Peilin Song","sequence":"additional","affiliation":[]},{"given":"T.G.","family":"Foote","sequence":"additional","affiliation":[]},{"given":"W.V.","family":"Huott","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.341.0078"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.391.0149"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.332.0149"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.342.0406"},{"journal-title":"Digital System Testing and Testable Design","year":"1990","author":"abramovici","key":"ref11"},{"key":"ref5","first-page":"200","article-title":"Self-Testing of Multichip Logic Modules","author":"bardell","year":"1982","journal-title":"Proceedings of the IEEE International Test Conference"},{"journal-title":"Look Ahead Pattern Generation and Simulation Including Support for Parallel Fault Simulation in LSSD\/VLSI Logic Circuit Testing","year":"1995","key":"ref12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.404.0461"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527878"},{"key":"ref2","first-page":"462","article-title":"A Logic Design Structure for LSI Testability","author":"eichelberger","year":"1977","journal-title":"Proc 14th Design Automation Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.342.0339"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0611"}],"event":{"name":"International Test Conference 1998","acronym":"TEST-98","location":"Washington, DC, USA"},"container-title":["Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/5947\/15907\/00743216.pdf?arnumber=743216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T06:02:50Z","timestamp":1489125770000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/743216\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/test.1998.743216","relation":{},"subject":[]}}