{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:22:25Z","timestamp":1725448945150},"reference-count":16,"publisher":"Int. Test Conference","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.1997.639653","type":"proceedings-article","created":{"date-parts":[[2002,11,23]],"date-time":"2002-11-23T01:47:57Z","timestamp":1038016077000},"page":"471-478","source":"Crossref","is-referenced-by-count":19,"title":["On-line testable logic design for FPGA implementation"],"prefix":"10.1109","author":[{"given":"A.L.","family":"Burress","sequence":"first","affiliation":[]},{"given":"P.K.","family":"Lala","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1993.410753"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470364"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1109\/VTEST.1996.510883","article-title":"Built-In Self-Test of Logic Blocks in FPGAs","author":"stroud","year":"1996","journal-title":"14th IEEE VLSI Test Symposium"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.229762"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.1990.152698"},{"journal-title":"Design and Analysis of Fault Tolerant Digital Systems","year":"1989","author":"johnson","key":"ref15"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"0","author":"sentovich","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.231344"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480140"},{"key":"ref6","first-page":"202 - 206","article-title":"BIST for CLBs of a Look-Up Table Type FPGA","author":"itazaki","year":"1997","journal-title":"IEEE International On-line Testing Workshop"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.317471"},{"key":"ref8","first-page":"359","article-title":"Compatable Class Encoding in Roth-Karp Decomposition for Two-Output LUT Architecture","author":"huang","year":"1995","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.127616"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185335"},{"journal-title":"The Programmable Gate Array Data Book","year":"1991","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.494701"}],"event":{"name":"International Test Conference 1997","acronym":"TEST-97","location":"Washington, DC, USA"},"container-title":["Proceedings International Test Conference 1997"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/5033\/13797\/00639653.pdf?arnumber=639653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T15:14:25Z","timestamp":1497539665000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/639653\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/test.1997.639653","relation":{},"subject":[]}}