{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:17:34Z","timestamp":1725463054181},"reference-count":10,"publisher":"Int. Test Conference","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.1996.557134","type":"proceedings-article","created":{"date-parts":[[2002,12,24]],"date-time":"2002-12-24T02:38:00Z","timestamp":1040697480000},"page":"751-756","source":"Crossref","is-referenced-by-count":8,"title":["Integrating scan into hierarchical synthesis methodologies"],"prefix":"10.1109","author":[{"given":"J.","family":"Beausang","sequence":"first","affiliation":[]},{"given":"C.","family":"Ellingham","sequence":"additional","affiliation":[]},{"given":"M.","family":"Robinson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528049"},{"journal-title":"Test Compiler Reference Manual","year":"1995","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223600"},{"key":"ref5","first-page":"462","article-title":"A Logic Design Structure for LSI Testing","author":"eichelberger","year":"1977","journal-title":"Proc 14th Design Automation Conf"},{"key":"ref8","first-page":"153","article-title":"Incomplete Scan Path with an Automatic Test Generation Methodology","author":"trishler","year":"1980","journal-title":"Proc Int'l Test Conf"},{"journal-title":"Design Compiler Family Reference Manual","year":"1995","key":"ref7"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref2"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref9"},{"key":"ref1","article-title":"Test Synthesis: Towards Higher Levels of Abstraction","author":"bennetts","year":"1995","journal-title":"Proc Electronic Design Automation and Test Conf Asia"}],"event":{"name":"International Test Conference 1996. Test and Design Validity","acronym":"TEST-96","location":"Washington, DC, USA"},"container-title":["Proceedings International Test Conference 1996. Test and Design Validity"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4097\/12091\/00557134.pdf?arnumber=557134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T00:58:35Z","timestamp":1489107515000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/557134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/test.1996.557134","relation":{},"subject":[]}}