{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T19:40:47Z","timestamp":1732736447251,"version":"3.29.0"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"PON Ricerca & Innovazione \u2013 Ministero dell\u2019Universit\u00e0 e della Ricerca","award":["1062_R24_INNOVAZIONE"]},{"DOI":"10.13039\/100007787","name":"ICSC National Research Centre for High Performance Computing","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007787","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tcsii.2024.3421323","type":"journal-article","created":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T17:54:44Z","timestamp":1719856484000},"page":"4964-4968","source":"Crossref","is-referenced-by-count":0,"title":["A High-Speed and Low-Power DSP-Based TRNG for FPGA Implementations"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"http:\/\/orcid.org\/0000-0001-5795-4321","authenticated-orcid":false,"given":"Fabio","family":"Frustaci","sequence":"first","affiliation":[{"name":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-2197-4563","authenticated-orcid":false,"given":"Fanny","family":"Spagnolo","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-9528-1110","authenticated-orcid":false,"given":"Pasquale","family":"Corsonello","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"}]},{"ORCID":"http:\/\/orcid.org\/0000-0003-1363-9201","authenticated-orcid":false,"given":"Stefania","family":"Perri","sequence":"additional","affiliation":[{"name":"Department of Mechanical, Energy and Management Engineering, University of Calabria, Rende, Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jisa.2022.103365"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3224357"},{"author":"Niasar","key":"ref3","article-title":"Optimized architectures for elliptic curve cryptography over curve448"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311206"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250627"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2919891"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247746"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180598"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography5030025"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.17"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3121537"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3211278"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3304901"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9089-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3111049"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3158022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3037173"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2024.3363015"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2023.3322602"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3237957"},{"issue":"3","key":"ref22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3402937","article-title":"FPGADefender: Malicious self-oscillator scanning for Xilinx ultrascale \\ensuremath{+}FPGAs","volume":"13","author":"Minh La","year":"2020","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577379"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538777"},{"volume-title":"7 Series DSP48E1 Slice, UG479","year":"2018","key":"ref25"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/10767315\/10578016.pdf?arnumber=10578016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T19:05:02Z","timestamp":1732734302000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10578016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":25,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3421323","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}