{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:17:41Z","timestamp":1725754661574},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92373207"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4400500","2021YFA1003602"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1109\/tcsii.2024.3391004","type":"journal-article","created":{"date-parts":[[2024,4,18]],"date-time":"2024-04-18T17:39:40Z","timestamp":1713461980000},"page":"4201-4205","source":"Crossref","is-referenced-by-count":0,"title":["Network-Architecture-Aware Multiplexer Decomposition for Technology Mapping"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-9733-2225","authenticated-orcid":false,"given":"Yilu","family":"Chen","sequence":"first","affiliation":[{"name":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China"}]},{"ORCID":"http:\/\/orcid.org\/0009-0005-5881-2604","authenticated-orcid":false,"given":"Zhifeng","family":"Lin","sequence":"additional","affiliation":[{"name":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China"}]},{"given":"Xiaojian","family":"Liang","sequence":"additional","affiliation":[{"name":"College of Computer and Data Science, Fuzhou University, Fuzhou, China"}]},{"given":"Zhijie","family":"Cai","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Xiqiong","family":"Bai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-1391-2696","authenticated-orcid":false,"given":"Jianli","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-99-7755-0_9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240565"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/233539.233540"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.831429"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ET2ECN.2012.6470067"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2014.6950097"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCTET.2014.6966322"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.743408"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157129"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2017.2693154"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1155\/2018\/6831901"},{"volume-title":"Logic Design Principles with Emphasis on Testable Semicustom Circuits","year":"1986","author":"McCluskey","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/54.895009"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2838258"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3304696"},{"key":"ref16","first-page":"97","article-title":"Yosys-a free verilog synthesis suite","volume-title":"Proc. Austrian Workshop Microelectron.","author":"Wolf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.02.009"},{"volume-title":"Design compiler.","year":"2023","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA59274.2023.10218672"},{"volume-title":"The Integrated Circuit EDA Design Elite Challenge","year":"2022","key":"ref21"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10666887\/10504889.pdf?arnumber=10504889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T06:28:35Z","timestamp":1725690515000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10504889\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9]]},"references-count":21,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3391004","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2024,9]]}}}