{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,23]],"date-time":"2024-09-23T04:29:15Z","timestamp":1727065755646},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Project of China","award":["2018YFB2202001"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/tcsii.2022.3196045","type":"journal-article","created":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T19:30:22Z","timestamp":1659555022000},"page":"291-295","source":"Crossref","is-referenced-by-count":2,"title":["A Reconfigurable Approximate Computing Architecture With Dual-VDD for Low-Power Binarized Weight Network Deployment"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-0894-1054","authenticated-orcid":false,"given":"Bo","family":"Liu","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-8876-5475","authenticated-orcid":false,"given":"Anfeng","family":"Xue","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"given":"Ziyu","family":"Wang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"given":"Na","family":"Xie","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"given":"Xuetao","family":"Wang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-7821-2252","authenticated-orcid":false,"given":"Zhen","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanjing Prochip Electronic Technology Company Ltd., Nanjing, China"}]},{"ORCID":"http:\/\/orcid.org\/0000-0001-9794-8049","authenticated-orcid":false,"given":"Hao","family":"Cai","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"ref2","first-page":"189","article-title":"Approximate computing for ML: State-of-the-art, challenges and visions","volume-title":"Proc. 26th Asia South Pacific Des. Autom. Conf. (ASP-DAC)","author":"Zervakis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3056243"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.2997913"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2018.8502309"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3118175"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3067840"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465930"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342045"},{"key":"ref10","article-title":"Quantizing deep convolutional networks for efficient inference: A whitepaper","author":"Krishnamoorthi","year":"2018","journal-title":"arXiv:1806.08342"},{"key":"ref11","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014","journal-title":"arXiv:1409.1556"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3029097"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180603"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926993"},{"key":"ref15","first-page":"C174","article-title":"A 0.45\u20131V fully integrated reconfigurable switched capacitor step-down DC\u2013DC converter with high density MIM capacitor in 22nm tri-gate CMOS","volume-title":"Proc. Symp. VLSI Circuits","author":"Jain"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2820155"},{"key":"ref17","article-title":"Speech commands: A dataset for limited-vocabulary speech recognition","author":"Warden","year":"2018","journal-title":"arXiv:1804.03209"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00038"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3097264"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2968800"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9996096\/09849001.pdf?arnumber=9849001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T10:57:56Z","timestamp":1706785076000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9849001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":20,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3196045","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}