{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T03:11:54Z","timestamp":1648869114849},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/tcsii.2014.2356913","type":"journal-article","created":{"date-parts":[[2014,9,10]],"date-time":"2014-09-10T18:42:54Z","timestamp":1410374574000},"page":"947-951","source":"Crossref","is-referenced-by-count":0,"title":["Separate Clock Network Voltage for Correcting Random Errors in ULV Clocked Storage Cells"],"prefix":"10.1109","volume":"61","author":[{"given":"Shien-Chun","family":"Luo","sequence":"first","affiliation":[]},{"given":"Kuo-Chiang","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Ming-Pin","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Ching-Ji","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Yi-Fang","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Po-Hsun","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Liang-Chia","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Chih-Wei","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yuan-Hua","family":"Chu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043334"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231015"},{"key":"ref7","first-page":"36c","article-title":"0.5 V image processor with 563 GOPS\/W SIMD and 32 bit CPU using high voltage clock distribution (HVCD) and adaptive frequency scaling (AFS) with 40 nm CMOS","author":"nomura","year":"0","journal-title":"Proc VLSI Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2165389"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2010.05.010"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6969132\/06895148.pdf?arnumber=6895148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:14Z","timestamp":1642003154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6895148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":7,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2014.2356913","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}