{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,9]],"date-time":"2024-07-09T11:17:32Z","timestamp":1720523852992},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/tcsii.2013.2291064","type":"journal-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T19:16:14Z","timestamp":1390590974000},"page":"26-30","source":"Crossref","is-referenced-by-count":47,"title":["A Subthreshold Symmetric SRAM Cell With High Read Stability"],"prefix":"10.1109","volume":"61","author":[{"given":"Roghayeh","family":"Saeidi","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Sharifkhani","sequence":"additional","affiliation":[]},{"given":"Khosrow","family":"Hajsadeghi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091321"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393954"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2198984"},{"key":"ref8","year":"0","journal-title":"Berkeley Predictive Technology Model website"},{"key":"ref7","first-page":"130","article-title":"0.248 $\\mu\\hbox{m}^{2}$<\/tex><\/ref_formula> and 0.334 $\\mu \\hbox{m}^{2}$<\/tex><\/ref_formula> conventional bulk 6T-SRAM bit-cells for 45 nm node low cost general purpose applications","author":"boeuf","year":"2005","journal-title":"VLSI Symp Tech Dig"},{"key":"ref2","first-page":"89","author":"verma","year":"2010","journal-title":"Ultra Low Voltage SRAM Design"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1252","DOI":"10.1109\/TCSI.2010.2103154","article-title":"An 8T differential SRAM with improved noise margin for bit-interleaving in 65 nm CMOS","volume":"58","author":"tuan","year":"2011","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6710266\/06702437.pdf?arnumber=6702437","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:56Z","timestamp":1642005056000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6702437\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":10,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2013.2291064","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1]]}}}