{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T09:53:32Z","timestamp":1721987612025},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2003,6,1]],"date-time":"2003-06-01T00:00:00Z","timestamp":1054425600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2003,6]]},"DOI":"10.1109\/tcsii.2003.812911","type":"journal-article","created":{"date-parts":[[2003,7,10]],"date-time":"2003-07-10T11:00:04Z","timestamp":1057834804000},"page":"278-287","source":"Crossref","is-referenced-by-count":65,"title":["A cmos fully balanced second-generation current conveyor"],"prefix":"10.1109","volume":"50","author":[{"given":"H.A.","family":"Alzaher","sequence":"first","affiliation":[]},{"given":"H.","family":"Elwan","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ismail","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.808914"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.643665"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19960223"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19971081"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/82.885124"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/82.839666"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el:20000797"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052715"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/82.227369"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1834","DOI":"10.1049\/el:19991233","article-title":"cmos low noise class ab buffer","volume":"35","author":"elwan","year":"1999","journal-title":"Electronics Letters"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/82.392312"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488558"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19930216"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.777112"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el:19840673"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1049\/el:19970167","article-title":"compound current conveyor (ccii\/sup +\/ and ccii\/sup -\/)","volume":"33","author":"oliaei","year":"1997","journal-title":"Electronics Letters"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/el:20000197"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19960842"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/81.622987"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.536763"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1970.1083067"},{"key":"ref1","author":"toumazou","year":"1990","journal-title":"Analogue IC design The Current Mode Approach"},{"key":"ref9","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.297699"},{"key":"ref22","first-page":"151","article-title":"differential analog data path offset calibration method","author":"yasuda","year":"1998","journal-title":"Second Analog VLSI Workshop"},{"key":"ref21","article-title":"a vlsi design of dual-loop automatic gain control for dual-mode qam\/vsb catv modem","author":"shiue","year":"1998","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.808894"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.735537"},{"key":"ref26","author":"chen","year":"1996","journal-title":"Passive and Active Filters Theory and Implementations"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1955.6500159"}],"container-title":["IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/82\/27220\/01209305.pdf?arnumber=1209305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:42:19Z","timestamp":1638200539000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1209305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,6]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2003,6]]}},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2003.812911","relation":{},"ISSN":["1057-7130"],"issn-type":[{"value":"1057-7130","type":"print"}],"subject":[],"published":{"date-parts":[[2003,6]]}}}