{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T18:37:58Z","timestamp":1735583878366},"reference-count":72,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004963","name":"EU projects: MULTITHERMAN","doi-asserted-by":"publisher","award":["FP7-ERC-291125"],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010664","name":"EXANODE","doi-asserted-by":"publisher","award":["H2020-671578"],"id":[{"id":"10.13039\/100010664","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010664","name":"OPRECOMP","doi-asserted-by":"publisher","award":["H2020-732631"],"id":[{"id":"10.13039\/100010664","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010663","name":"SOPHIA","doi-asserted-by":"publisher","award":["H2020-ERC-681402"],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tcsi.2017.2698019","type":"journal-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T19:28:03Z","timestamp":1494876483000},"page":"2481-2494","source":"Crossref","is-referenced-by-count":101,"title":["An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics"],"prefix":"10.1109","volume":"64","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-7924-933X","authenticated-orcid":false,"given":"Francesco","family":"Conti","sequence":"first","affiliation":[]},{"given":"Robert","family":"Schilling","sequence":"additional","affiliation":[]},{"given":"Pasquale Davide","family":"Schiavone","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0001-6709-4214","authenticated-orcid":false,"given":"Antonio","family":"Pullini","sequence":"additional","affiliation":[]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[]},{"given":"Frank Kagan","family":"Gurkaynak","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Muehlberghuber","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Gautschi","sequence":"additional","affiliation":[]},{"given":"Igor","family":"Loi","sequence":"additional","affiliation":[]},{"given":"Germain","family":"Haugou","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Mangard","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref72","first-page":"201","article-title":"Trends in cardiac pacemaker batteries","volume":"4","author":"mallela","year":"2004","journal-title":"Indian Pacing Electrophysiol J"},{"key":"ref71","first-page":"86","article-title":"Scalable EEG seizure detection on an ultra low power multi-core architecture","author":"benatti","year":"2016","journal-title":"Proc IEEE BioCAS"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2476555"},{"key":"ref39","year":"2017","journal-title":"Apollo Ultra-Low-Power Microcontrollers"},{"key":"ref38","year":"2017","journal-title":"LPC54000 Series Low Power Microcontollers (MCUs) based on ARM Cortex-M4 Cores with optional Cortex-M0+ Co-Processor"},{"key":"ref33","author":"andri","year":"2016","journal-title":"YodaNN An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights"},{"key":"ref32","first-page":"3123","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"0","journal-title":"Advances in neural information processing systems"},{"key":"ref31","first-page":"1","article-title":"A1.93TOPS\/W scalable deep learning\/inference processor with tetra-parallel MIMD architecture for big-data applications","author":"park","year":"2016","journal-title":"Proc IEEE Int Solid-State Circuits Conf -(ISSCC)"},{"key":"ref30","first-page":"683","article-title":"A ultra-low-energy convolution engine for fast brain-inspired vision in multicore clusters","author":"conti","year":"2015","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref37","year":"2017","journal-title":"STMicroelectronics STM32L476xx Datasheet"},{"key":"ref36","year":"2017","journal-title":"Texas Instruments MSP430 Low-Power MCUs"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2558842"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2483618"},{"key":"ref60","year":"2010","journal-title":"NIST Special Publication 800-38A"},{"key":"ref62","author":"gueron","year":"2010","journal-title":"Advanced Encryption Standard (AES) Instructions Set"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30539-2_2"},{"key":"ref63","first-page":"185","article-title":"AEGIS: A fast authenticated encryption algorithm","author":"wu","year":"2013","journal-title":"International Conference on Selected Areas in Cryptography"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-46800-5_2"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref65","author":"courbariaux","year":"2014","journal-title":"Training deep neural networks with low precision multiplications"},{"key":"ref66","year":"2017","journal-title":"Crazyflie Nano Quadcopter"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418008"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7299170"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298682"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/THMS.2016.2623482"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCC.2016.30"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2342509.2342513"},{"key":"ref20","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM Int Symp Field Programmable Gate Arrays"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.95"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857144"},{"key":"ref24","year":"2017","journal-title":"Mobileye 560"},{"key":"ref23","year":"2014","journal-title":"INS-03510-C1 Datasheet Datasheet of Myriad 2 Vision Processor"},{"key":"ref26","author":"cavigelli","year":"2015","journal-title":"Origami A 803 GOp\/s\/W Convolutional Network Accelerator"},{"key":"ref25","year":"2017","journal-title":"Himax EMZA and CEVA Partner to Create Ultra-Low Power Always-On Vision Sensor for IoT"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253226"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477325"},{"key":"ref59","first-page":"30","article-title":"Keccak Sponge Function Family Main Document","volume":"3","author":"bertoni","year":"2009","journal-title":"Submission to NIST (Round 2)"},{"key":"ref58","first-page":"311","article-title":"Advanced encryption standard (AES)","volume":"197","author":"fips","year":"2001","journal-title":"Federal Inf Process Standards Publication"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597922"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2016.7503670"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2890498"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref53","year":"2012","journal-title":"OpenRISC 1000 Architecture Manual"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"ref10","author":"he","year":"2015","journal-title":"Deep residual learning for image recognition"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591553"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062967"},{"key":"ref12","first-page":"343","article-title":"The security and performance of the galois\/counter mode (GCM) of operation","author":"mcgrew","year":"2004","journal-title":"Proc Int Conf Cryptol India"},{"key":"ref13","first-page":"11","article-title":"AES-GCM software performance on the current high end CPUs as a performance baseline for CAESAR competition","author":"gueron","year":"2013","journal-title":"Directions in Authenticated Ciphers (DIAC 2012)"},{"key":"ref14","year":"2017","journal-title":"Maxim Integrated MAXQ1061 DeepCover Cryptographic Controller for Embedded Devices"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384039"},{"key":"ref16","first-page":"1","article-title":"A compact 446 Gbps\/W AES accelerator for mobile SoC and IoT in 40nm","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp (VLSI Circuits)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2342932"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0005-z"},{"key":"ref19","author":"chintala","year":"2016","journal-title":"convnet-benchmarks"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SOCA.2014.58"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FIT.2012.53"},{"key":"ref6","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Adv Neural Inf Process Syst"},{"key":"ref5","first-page":"209","article-title":"Triathlon of lightweight block ciphers for the Internet of Things","author":"dinu","year":"2015","journal-title":"IACR Cryptology ePrint"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.81"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744788"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2605660"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TASL.2011.2134090"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2016.7503677"},{"key":"ref45","year":"2017","journal-title":"CMSIS—Cortex Microcontroller Software Interface Standard"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539213"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477326"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573485"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218067"},{"key":"ref44","year":"2017","journal-title":"RealTimeLogic SharkSSL\/RayCrypto v2 4 Crypto Library Benchmarks With ARM Cortex-M3"},{"key":"ref43","first-page":"158","article-title":"A \n$1.3~\\mu $\nW, 5pJ\/cycle sub-threshold MSP430 processor in 90nm xLP FDSOI for energy-efficient IoT applications","author":"roy","year":"2016","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8017677\/07927716.pdf?arnumber=7927716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:59:40Z","timestamp":1642006780000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":72,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2698019","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}