{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,30]],"date-time":"2024-08-30T07:33:28Z","timestamp":1725003208543},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tcad.2017.2685588","type":"journal-article","created":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T02:51:07Z","timestamp":1490151067000},"page":"110-122","source":"Crossref","is-referenced-by-count":46,"title":["FinSAL: FinFET-Based Secure Adiabatic Logic for Energy-Efficient and DPA Resistant IoT Devices"],"prefix":"10.1109","volume":"37","author":[{"given":"S.","family":"Dinesh Kumar","sequence":"first","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0001-9157-4517","authenticated-orcid":false,"given":"Himanshu","family":"Thapliyal","sequence":"additional","affiliation":[]},{"given":"Azhar","family":"Mohammad","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004593"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2014.0150"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.335009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897795.2897798"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2569433"},{"key":"ref13","article-title":"Secure adiabatic logic: A low-energy DPA-resistant logic style","author":"khatir","year":"2008"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.10.0209.0247"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.04.003"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231274"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842810"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278350"},{"key":"ref28","first-page":"172","article-title":"An optimized S-box circuit architecture for low power AES design","author":"morioka","year":"2002","journal-title":"Cryptographic Hardware and Embedded Systems-CHES 2002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.compind.2010.10.004"},{"key":"ref27","volume":"4","author":"streetman","year":"2000","journal-title":"Solid State Electronic Devices"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2013.01.010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-011-0288-5"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2012.2200399"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2014.6724105"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14992-4_7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738710"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359720"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.45"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/16.887014"},{"key":"ref22","first-page":"646","article-title":"Reversible energy recovery logic circuits and its 8-phase clocked power generator for ultra-low-power applications","volume":"82","author":"lim","year":"1999","journal-title":"IEICE Trans Electron"},{"key":"ref21","first-page":"45","article-title":"Considerations for RFID technology selection","volume":"3","author":"dressen","year":"2004","journal-title":"ATMEL Applicat J"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.902764"},{"key":"ref23","volume":"34","author":"teichmann","year":"2011","journal-title":"Adiabatic Logic Future Trend and System Level Perspective"},{"key":"ref26","year":"2008","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_19"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8231808\/07883854.pdf?arnumber=7883854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:59Z","timestamp":1642004699000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7883854\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":31,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2685588","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}