{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T06:29:35Z","timestamp":1722493775032},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61374150","11271146"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"State Key Program of the National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61134012"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Doctoral Fund of Ministry of Education of China","award":["20130142130012"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcad.2016.2578881","type":"journal-article","created":{"date-parts":[[2016,6,9]],"date-time":"2016-06-09T19:43:06Z","timestamp":1465501386000},"page":"279-284","source":"Crossref","is-referenced-by-count":51,"title":["A Logic Circuit Design for Perfecting Memristor-Based Material Implication"],"prefix":"10.1109","volume":"36","author":[{"given":"Qiao","family":"Chen","sequence":"first","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-4909-8286","authenticated-orcid":false,"given":"Xiaoping","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Haibo","family":"Wan","sequence":"additional","affiliation":[]},{"given":"Ran","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273837"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2435354"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938111"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1976.10092"},{"key":"ref6","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2193129"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7823113\/07488188.pdf?arnumber=7488188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:48Z","timestamp":1642003908000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7488188\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":13,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2578881","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}