{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T10:02:27Z","timestamp":1742637747077,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission through the FP7 Programme","doi-asserted-by":"publisher","award":["284833 PUFFIN"],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Dutch \u201cPoint One Program\u201d","award":["PNU09C09"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tcad.2015.2422844","type":"journal-article","created":{"date-parts":[[2015,4,14]],"date-time":"2015-04-14T14:38:11Z","timestamp":1429022291000},"page":"1162-1175","source":"Crossref","is-referenced-by-count":19,"title":["Intelligent Voltage Ramp-Up Time Adaptation for Temperature Noise Reduction on Memory-Based PUF Systems"],"prefix":"10.1109","volume":"34","author":[{"given":"Mafalda","family":"Cortez","sequence":"first","affiliation":[]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Kaichouhi","sequence":"additional","affiliation":[]},{"given":"Vincent der","family":"van der Leest","sequence":"additional","affiliation":[]},{"given":"Roel","family":"Maes","sequence":"additional","affiliation":[]},{"given":"Geert-Jan","family":"Schrijen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"0 35 $\\mu$ CMOS Technology Selection Guide","year":"0","key":"ref33"},{"key":"ref32","first-page":"1","article-title":"Testing PUF-based secure key storage circuits","author":"cortez","year":"2014","journal-title":"Proc DATE"},{"journal-title":"0 13um Technology Overview","year":"2014","key":"ref31"},{"journal-title":"40nm Technology Overview","year":"2014","key":"ref30"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/16.333812"},{"journal-title":"Operation and Modeling of the MOS Transistor","year":"2011","author":"tsividis","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-5040-5"},{"key":"ref10","first-page":"302","article-title":"PUFKY: A fully functional PUF-based cryptographic key generator","author":"maes","year":"2012","journal-title":"Proc CHES"},{"key":"ref11","first-page":"268","article-title":"Soft decision error correction for compact memory-based PUFs using a single enrollment","author":"van der leest","year":"2012","journal-title":"Proc CHES"},{"key":"ref12","first-page":"335","article-title":"An alternative to error correction for SRAM-like PUFs","author":"hofer","year":"2010","journal-title":"Proc CHES"},{"key":"ref13","first-page":"30","article-title":"Circuit-level techniques for reliable physically unclonable functions","author":"vivekraja","year":"2009","journal-title":"Proc HOST"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228379"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513106"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5955012"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378190"},{"key":"ref19","first-page":"47","article-title":"Comparison of SRAM and FF PUF in 65nm technology","author":"claes","year":"2011","journal-title":"Proc NordSec"},{"key":"ref28","volume":"37","author":"forney","year":"1966","journal-title":"Concatenated Codes"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513108"},{"key":"ref27","first-page":"181","article-title":"Efficient helper data key extractor on FPGAs","volume":"5154","author":"b\u00f6sch","year":"2008","journal-title":"Proc CHES"},{"key":"ref3","first-page":"283","article-title":"PUFs: Myth, fact or busted? A security evaluation of physically unclonable functions (PUFs) cast in silicon","author":"katzenbeisser","year":"2012","journal-title":"Proc CHES"},{"key":"ref6","first-page":"63","article-title":"FPGA intrinsic PUFs and their use for IP protection","author":"guajardo","year":"2007","journal-title":"Proc CHES"},{"journal-title":"65nm Technology Overview","year":"2014","key":"ref29"},{"key":"ref5","first-page":"298","article-title":"Quantitative and statistical performance evaluation of arbiter physical unclonable functions on FPGAs","author":"yoshida","year":"2010","journal-title":"Proc ReConFig"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1137\/060651380"},{"key":"ref7","first-page":"99","article-title":"Robust key extraction from physical unclonable functions","author":"skoric","year":"2005","journal-title":"Proc ACNS"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/978-3-642-14452-3_1","article-title":"Physically unclonable functions: A study on the state of the art and future research directions","author":"maes","year":"2010","journal-title":"Towards Hardware-Intrinsic Security"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref9","first-page":"393","article-title":"New shielding functions to enhance privacy and prevent misuse of biometric templates","author":"linnartz","year":"2003","journal-title":"Proc AVBPA"},{"key":"ref20","first-page":"67","article-title":"The butterfly PUF protecting IP on every FPGA","author":"kumar","year":"2008","journal-title":"Proc HOST"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224311"},{"key":"ref21","first-page":"1","article-title":"Intrinsic PUFs from flip-flops on reconfigurable devices","author":"maes","year":"2008","journal-title":"Proc of WISS"},{"key":"ref24","first-page":"89","article-title":"Rigorous extraction of process variations for 65nm CMOS design","author":"zhao","year":"2007","journal-title":"Proc ESSDERC"},{"key":"ref23","first-page":"406","article-title":"A 1.6pJ\/bit 96% stable chip-ID generating circuit using process variations","author":"su","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581562"},{"year":"2012","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7124553\/07086032.pdf?arnumber=7086032","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:04Z","timestamp":1641988024000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7086032\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":36,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2422844","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}