乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T11:30:39Z","timestamp":1673695839641},"reference-count":61,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tcad.2011.2158100","type":"journal-article","created":{"date-parts":[[2011,6,20]],"date-time":"2011-06-20T14:59:52Z","timestamp":1308581992000},"page":"945-959","source":"Crossref","is-referenced-by-count":17,"title":["Error Tolerance in Server Class Processors"],"prefix":"10.1109","volume":"30","author":[{"given":"Jude A.","family":"Rivers","sequence":"first","affiliation":[]},{"given":"Meeta S.","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Jeonghee","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Prabhakar N.","family":"Kudva","sequence":"additional","affiliation":[]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/40.259900"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1147\/rd.364.0765"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231866"},{"key":"ref32","first-page":"504","article-title":"Mitigating the impact of process variations on processor register files and execution units","author":"liang","year":"2006","journal-title":"Proc Int Symp Microarchitect"},{"key":"ref31","author":"krum","year":"2000","journal-title":"The CRC Handbook of Thermal Engineering"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.953485"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.43"},{"key":"ref36","first-page":"2","article-title":"Temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proc ISCA"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771810"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPS.2010.5555852"},{"key":"ref28","first-page":"1653","article-title":"Impact of systematic process variations on symmetrical performance in chip multiprocessors","author":"humenay","year":"2007","journal-title":"Proc DATE"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/6040.784471"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.8"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.54683"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669168"},{"key":"ref25","year":"2003","journal-title":"E-Handbook of Statistical Methods"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.37"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.15"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341526"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.82"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346315"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"ref53","first-page":"99","article-title":"Detailed design and evaluation of redundant multithreading alternatives","author":"mukherjee","year":"2002","journal-title":"Proc ISCA-20"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003565"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"key":"ref11","author":"gupta","year":"2009","journal-title":"Variation-aware processor architectures with aggressive processor margins"},{"key":"ref40","year":"0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771810"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.341"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.481482"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0763"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"ref17","year":"2008","journal-title":"Method and system for soft error recovery during processor execution"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.256927"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594331"},{"key":"ref3","article-title":"Crusoe power management: Reducing the operating point with longrun","author":"fleischmann","year":"2000","journal-title":"Proc Hot Chips 12 Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785551"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.46"},{"key":"ref8","article-title":"Trends from ten years of soft error experimentation","author":"dixit","year":"2009","journal-title":"Proc of Workshop on SELSE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.15"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.4288106"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.88"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0293"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref44","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref43","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1109\/MICRO.2000.898077","article-title":"A study of slipstream processors","author":"purser","year":"2000","journal-title":"Proc 33rd Ann Symp Microarchitecture"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5875967\/05875991.pdf?arnumber=5875991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:48Z","timestamp":1642006368000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5875991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":61,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2158100","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}