{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T05:27:09Z","timestamp":1709357229173},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/tcad.2009.2035575","type":"journal-article","created":{"date-parts":[[2010,1,26]],"date-time":"2010-01-26T17:31:25Z","timestamp":1264527085000},"page":"223-234","source":"Crossref","is-referenced-by-count":53,"title":["A New Algorithm for Simultaneous Gate Sizing and Threshold Voltage Assignment"],"prefix":"10.1109","volume":"29","author":[{"given":"Yifang","family":"Liu","sequence":"first","affiliation":[]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231853"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195505"},{"key":"ref12","article-title":"power minimization with multiple supply voltages and multiple threshold voltages","author":"chinnery","year":"2003","journal-title":"Proc Semiconductor Res Corporation Techcon"},{"key":"ref13","first-page":"704","article-title":"discrete vt assignment and gate sizing using a self-snapping continuous formulation","author":"shah","year":"2005","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781356"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466193"},{"key":"ref16","first-page":"45","article-title":"a parallel and randomized algorithm for large-scale dual-vt assignment and continuous gate sizing","author":"wu","year":"2008","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.851993"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560063"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.494206"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114881"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278690"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844304"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1145\/313817.313900","article-title":"Low power synthesis of dual threshold voltage CMOS VLSI circuits","author":"sundararajan","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"ref1","first-page":"326","article-title":"tilos: a posynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167561"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.285250"},{"key":"ref22","author":"bazaraa","year":"2003","journal-title":"Nonlinear Programming Theory and Algorithms"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.331409"},{"key":"ref24","year":"0","journal-title":"CPMO-Constrained Placement by Multilevel Optimization"},{"key":"ref23","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5395722\/05395732.pdf?arnumber=5395732","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:41Z","timestamp":1633914041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5395732\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":24,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2035575","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}